

Digital Design LU

IP-Cores

Jakob Lechner, Thomas Polzer
{lechner, tpolzer}@ecs.tuwien.ac.at
Department of Computer Engineering
University of Technology Vienna

Vienna, October 10, 2011

Contents

1	Mathematical Support Package	4
1.1	Description	4
1.2	Dependencies	4
1.3	Required VHDL files	4
1.4	Supported Functions	4
2	Output logic	4
2.1	Description	4
2.2	Dependencies	4
2.3	Required VHDL Files	5
2.4	Component Declaration	5
2.5	Instantiation Template	7
2.6	Interface Protocol	7
2.7	Statemachine Description	8
3	On-chip RAM	13
3.1	Description	13
3.2	Dependencies	13
3.3	Required VHDL Files	13
3.4	Component Declaration	14
3.5	Instantiation Template	15
3.6	Interface Protocol	17
4	On-chip ROM	21
4.1	Description	21
4.2	Dependencies	21
4.3	Required VHDL Files	21
4.4	Component Declaration	22
4.5	Instantiation Template	22
4.6	Interface Protocol	24

5	Seven-Segment-Display Control	25
5.1	Description	25
5.2	Dependencies	25
5.3	Required VHDL Files	25
5.4	Component Declaration	25
5.5	Instantiation Template	27
5.6	Interface Protocol	27
5.7	Statemachine Description	28
6	Synchronizer	31
6.1	Description	31
6.2	Dependencies	31
6.3	Required VHDL Files	31
6.4	Component Declaration	31
6.5	Instantiation Template	33
6.6	Interface Protocol	34
6.7	Internal Structure	34
7	PS/2 Keyboard Controller	35
7.1	Description	35
7.2	Dependencies	35
7.3	Required VHDL Files	35
7.4	Component Declaration	35
7.5	Instantiation Template	36
7.6	Interface Protocol	36
8	PS/2 to ASCII Converter	39
8.1	Description	39
8.2	Dependencies	39
8.3	Required VHDL Files	39
8.4	Component Declaration	39
8.5	Instantiation Template	39
8.6	Interface Protocol	41

9	Text Mode Video Controller	42
9.1	Description	42
9.2	Dependencies	42
9.3	Required VHDL Files	43
9.4	Component Declaration	43
9.5	Instantiation Template	45
9.6	Interface Protocol	46
9.6.1	Instruction Description	46

1 Mathematical Support Package

1.1 Description

The mathematical support package (*math_pkg*) adds support for mathematical functions which are not available in VHDL.

1.2 Dependencies

- None

1.3 Required VHDL files

- math_pkg.vhd

1.4 Supported Functions

- log2c:
Calculates the logarithm dualis of the integer operand and rounds it up to the next integer. Its main usage is to calculate the minimum required memory address width to store a certain amount of data words.
- max:
Determines the maximum of the integer operands. This function is available with two and three operands.

2 Output logic

2.1 Description

The output logic implements the basic functionality of the project. It coordinates the different components (keymatrix, serial port and vga output).

2.2 Dependencies

- Text-mode VGA controller

```

1 component output_logic is
  port
  (
    clk          : in  std_logic;
    res_n        : in  std_logic;
6
    -- Port to keypad
    ascii        : in  std_logic_vector(7 downto 0);
    ascii_commit : in  std_logic;
    ascii_rd     : out std_logic;
11
    ascii_full   : in  std_logic;
    ascii_empty  : in  std_logic;
    color_change : in  std_logic;
    key_decoder_error : in std_logic;
    -- Port to RS232
16
    rs232_data    : in  std_logic_vector(7 downto 0);
    rs232_rd      : out std_logic;
    rs232_full    : in  std_logic;
    rs232_empty   : in  std_logic;
21
    -- Port to VGA controller
    vga_command   : out std_logic_vector(COMMAND_SIZE - 1
        downto 0);
    vga_command_data : out std_logic_vector(3 * COLOR_SIZE +
        CHAR_SIZE - 1 downto 0);
    vga_free       : in  std_logic
  );
26 end component output_logic;

```

Listing 1: Output logic declaration.

2.3 Required VHDL Files

- output_logic_pkg.vhd
- output_logic.vhd
- output_logic_beh.vhd

2.4 Component Declaration

The declaration of the output logic can be found in Listing 1, while the functionality of each signal is described in Table 1.

Name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal (low active, not internally synchronized).
<i>ascii</i>	in	8	Keypad ASCII data (from FIFO)
<i>ascii_commit</i>	in	1	The previously received character is finalized, if this signal is 1.
<i>ascii_rd</i>	out	1	Requests the the next character from the keypad FIFO buffer.
<i>ascii_full</i>	in	1	1, if the keypad FIFO is full.
<i>ascii_empty</i>	in	1	1, if the keypad FIFO is empty.
<i>color_change</i>	in	1	A color change is requested by an rising edge on this signal.
<i>key_decoder_error</i>	in	1	1, if the keymatrix decoder is in an erroneous state and no longer functional.
<i>rs232_data</i>	in	8	RS232 ASCII data (from FIFO)
<i>rs232_rd</i>	out	1	Requests the the next character from the RS232 FIFO buffer.
<i>rs232_full</i>	in	1	1, if the RS232 FIFO is full.
<i>rs232_empty</i>	in	1	1, if the RS232 FIFO is empty.
<i>vga_command</i>	out	<i>COMMAND_SIZE</i>	Command interface of the VGA controller. See Section 9 for details.
<i>vga_command_data</i>	out	<i>3·COLOR_SIZE + CHAR_SIZE</i>	Command interface of the VGA controller. See Section 9 for details.
<i>vga_free</i>	in	1	Status interface of the VGA controller. See Section 9 for details.

Table 1: Output logic signal description.

```

output_logic_inst : output_logic
  port map
  (
4    clk => clk,
    res_n => res_n,
    ascii => ascii,
    ascii_commit => ascii_commit,
    ascii_rd => ascii_rd,
9    ascii_full => ascii_full,
    ascii_empty => ascii_empty,
    color_change => color_change,
    rs232_data => rs232_data,
    rs232_rd => rs232_rd,
14   rs232_full => rs232_full,
    rs232_empty => rs232_empty,
    key_decoder_error => key_decoder_error,
    vga_command => vga_command,
    vga_command_data => vga_command_data,
19   vga_free => vga_free
  );

```

Listing 2: Output logic instantiation template.

2.5 Instantiation Template

To be able to instantiate the output logic, the package *output_logic_pkg* must be included within your VHDL source. An instantiation template can be found in Listing 2.

For details on the type and size of the used signals, see Section 2.4.

2.6 Interface Protocol

The timing of the port connected to the key matrix and the port connected to the serial port are based on the FIFO timing (see Section 3.6), the port to the text-mode VGA controller on the text-mode VGA controller timing (see Section 9.6). If on both input ports a character is received simultaneously, the RS232 port has priority.

An example how a character is handled on each of the two input ports can be found in Figure 1 and Figure 2, respectively. The commit handling for the keypad is shown in Figure 3.




Figure 1: Output logic keypad timing.




Figure 2: Output logic RS232 timing.




Figure 3: Output logic commit timing.

2.7 Statemachine Description

The output logic is controlled by a statemachine. The operation of the state machine is described by its state chart (see Figure 4), its state transition table (see Table 2 and Table 3) and its output behavior (see Table 4 and Table 5). The reset state is *RESET*.

State	Condition	Next state
<i>RESET</i>	$vga_free = 1$	<i>INIT</i>
<i>INIT</i>	None	<i>WAIT_NOT_FREE</i>
<i>WAIT_NOT_FREE</i>	$vga_free = 0$	<i>WAIT_FREE</i>
<i>WAIT_FREE</i>	$vga_free = 1$	<i>IDLE</i>
<i>IDLE</i>	$ascii_full = 1$ or $rs232_full = 1$ or $key_decoder_error = 1$ $ascii_full \neq 1$ and $rs232_full \neq 1$ and $key_decoder_error \neq 1$ and $color_change = 1$ $ascii_full \neq 1$ and $rs232_full \neq 1$ and $key_decoder_error \neq 1$ and $color_change \neq 1$ and $rs232_empty = 0$	<i>ERROR</i> <i>CHANGE_COLOR</i> <i>READ_NEXT_RS232</i> <i>READ_NEXT_ASCII</i>
<i>READ_NEXT_ASCII</i>	None	<i>PROCESS_NEXT_ASCII</i>
<i>PROCESS_NEXT_ASCII</i>	$ascii_commit = 1$ $ascii_commit \neq 1$	<i>ASCII_COMMIT</i> <i>ASCII_NEW</i>
<i>ASCII_NEW</i>	$ascii = LF$ $ascii \neq LF$	<i>WAIT_NOT_FREE_FOR_CR</i> <i>WAIT_NOT_FREE</i>

Table 2: Output logic FSM state transition table (part 1).

State	Condition	Next state
<i>READ_NEXT_RS232</i>	None	<i>PROCESS_NEXT_RS232</i>
<i>PROCESS_NEXT_RS232</i>	None	<i>RS232_NEW</i>
<i>RS232_NEW</i>	None	<i>RS232_WAIT_NOT_FREE</i>
<i>RS232_WAIT_NOT_FREE</i>	<i>vga_free</i> = 0	<i>RS232_WAIT_FREE</i>
<i>RS232_WAIT_FREE</i>	<i>vga_free</i> = 1 and (<i>rs232_data</i> = <i>LF</i> or <i>rs232_data</i> = <i>CR</i>) <i>vga_free</i> = 1 and <i>rs232_data</i> ≠ <i>LF</i> and <i>rs232_data</i> ≠ <i>CR</i>	<i>IDLE</i>
<i>WAIT_NOT_FREE_FOR_CR</i>	<i>vga_free</i> = 0	<i>WAIT_FREE_FOR_CR</i>
<i>WAIT_FREE_FOR_CR</i>	<i>vga_free</i> = 1	<i>CR</i>
<i>CR</i>	None	<i>WAIT_NOT_FREE</i>
<i>ASCII_COMMIT</i>	None	<i>WAIT_NOT_FREE</i>
<i>ERROR</i>	None	<i>ERROR_SET_BACKGROUND</i>
<i>ERROR_SET_BACKGROUND</i>	None	<i>ERROR_WAIT_NOT_FREE</i>
<i>ERROR_WAIT_NOT_FREE</i>	<i>vga_free</i> = 0	<i>ERROR_WAIT_FREE</i>
<i>ERROR_WAIT_FREE</i>	<i>vga_free</i> = 1	<i>ERROR_IDLE</i>
<i>ERROR_IDLE</i>		None
<i>CHANGE_COLOR</i>	<i>color_index</i> = <i>MAX_COLOR_INDEX</i> - 1 <i>color_index</i> ≠ <i>MAX_COLOR_INDEX</i> - 1	<i>FIRST_COLOR</i> <i>NEXT_COLOR</i>
<i>FIRST_COLOR</i>	None	<i>CHANGE_COLOR_SET_CURSOR</i>
<i>NEXT_COLOR</i>	None	<i>CHANGE_COLOR_SET_CURSOR</i>
<i>COLOR_SET_CURSOR</i>	None	<i>CHG_COL_WAIT_NOT_FREE</i>
<i>CHG_COL_WAIT_NOT_FREE</i>	<i>vga_free</i> = 0	<i>CHG_COL_WAIT_FREE</i>
<i>CHG_COL_WAIT_FREE</i>	<i>vga_free</i> = 1	<i>WAIT_BUTTON_RELEASE</i>
<i>WAIT_BUTTON_RELEASE</i>	<i>color_change</i> = 0	<i>IDLE</i>

Table 3: Output logic FSM state transition table (part 2).

State	Outputs
Default	<i>vga_command_next</i> = <i>COMMAND_NOP</i> <i>vga_command_data_next</i> = 0 <i>ascii_rd</i> = 0 <i>rs232_rd</i> = 0 <i>color_index_next</i> = <i>color_index</i>
<i>RESET</i>	
<i>INIT</i>	<i>vga_command_next</i> = <i>COMMAND_SET_CURSOR_AUTO</i> <i>vga_command_data_next</i> = 0
<i>WAIT_NOT_FREE</i>	
<i>WAIT_FREE</i>	
<i>IDLE</i>	
<i>READ_NEXT_ASCII</i>	<i>ascii_rd</i> = 1
<i>PROCESS_NEXT_ASCII</i>	
<i>ASCII_NEW</i>	<i>vga_command_next</i> = <i>COMMAND_SET_CHAR</i> <i>vga_command_data_next</i> = <i>color&ascii</i>

Table 4: Output logic FSM output table (part 1).

State	Outputs
<i>READ_NEXT_RS232</i>	<i>rs232_rd</i> = 1
<i>PROCESS_NEXT_RS232</i>	
<i>RS232_NEW</i>	<i>vga_command_next</i> = <i>COMMAND_SET_CHAR</i> <i>vga_command_data_next</i> = <i>color&rs232_data</i>
<i>RS232_WAIT_NOT_FREE</i>	
<i>RS232_WAIT_FREE</i>	
<i>WAIT_NOT_FREE_FOR_CR</i>	
<i>WAIT_FREE_FOR_CR</i>	
<i>CR</i>	<i>vga_command_next</i> = <i>COMMAND_SET_CHAR</i> <i>vga_command_data_next</i> = <i>CR</i>
<i>ASCII_COMMIT</i>	<i>vga_command_next</i> = <i>COMMAND_SET_CURSOR_NEXT</i> <i>vga_command_data_next</i> = 0
<i>ERROR</i>	
<i>ERROR_SET_BACKGROUND</i>	<i>vga_command_next</i> = <i>COMMAND_SET_BACKGROUND</i> <i>vga_command_data_next</i> = <i>red</i>
<i>ERROR_WAIT_NOT_FREE</i>	
<i>ERROR_WAIT_FREE</i>	
<i>ERROR_IDLE</i>	
<i>CHANGE_COLOR</i>	
<i>FIRST_COLOR</i>	<i>color_index_next</i> = 0
<i>NEXT_COLOR</i>	<i>color_index_next</i> = <i>color_index</i> + 1
<i>CHANGE_COLOR_SET_CURSOR</i>	<i>vga_command_next</i> = <i>COMMAND_SET_CURSOR_COLOR</i> <i>vga_command_data_next</i> = <i>color</i>
<i>CHG_COL_WAIT_NOT_FREE</i>	
<i>CHG_COL_WAIT_FREE</i>	
<i>WAIT_BUTTON_RELEASE</i>	

Table 5: Output logic FSM output table (part 2).




Figure 4: Output logic statemachine.

3 On-chip RAM

3.1 Description

Important components in nearly each integrated circuit are memories. If a memory with full access speed is required, only on-chip memories are an option. This package provides an easy way to instantiate on-chip RAMs.

Currently there are two RAM memories available, a single clock dual-port RAM with a read and a write port and a single clock dual port FIFO with a read and a write port.

3.2 Dependencies

- Mathematical support package (*math_pkg*)

3.3 Required VHDL Files

- ram_pkg

```

component dp_ram_1c1r1w is
  generic
  (
4    -- Addresswidth
      ADDR_WIDTH : integer;
      -- Datawidth
      DATA_WIDTH : integer
  );
9  port
  (
      clk      : in std_logic;

      -- Read port
14     raddr1 : in std_logic_vector(ADDR_WIDTH - 1 downto 0);
      rdata1 : out std_logic_vector(DATA_WIDTH - 1 downto 0);
      rd1     : in std_logic;

      -- Write port
19     waddr2 : in std_logic_vector(ADDR_WIDTH - 1 downto 0);
      wdata2 : in std_logic_vector(DATA_WIDTH - 1 downto 0);
      wr2     : in std_logic
  );
end component dp_ram_1c1r1w;

```

Listing 3: RAM declaration.

- dp_ram_1c1r1w
- dp_ram_1c1r1w_beh
- fifo_1c1r1w
- fifo_1c1r1w_mixed

3.4 Component Declaration

The declaration of the single clock dual-port RAM with a read and a write port can be found in Listing 3, while the functionality of each generic is described in Table 6 and of each signal in Table 7.

The declaration of the single clock dual port FIFO with a read and a write port can be found in Listing 4, while the functionality of each generic is described in Table 8 and of each signal in Table 9.

Name	Functionality
<i>ADDR_WIDTH</i>	The number of address bits.
<i>DATA_WIDTH</i>	The number of data bits.

Table 6: RAM generics description.

```

component fifo_1c1r1w is
2  generic
    (
        -- Minimum depth, the actual depth is rounded up to
        -- the next power of 2
        MIN_DEPTH : integer;
7  -- Datawidth
        DATA_WIDTH : integer
    );
    port
    (
12  clk      : in std_logic;
        res_n  : in std_logic;
        -- Read port
        data_out1 : out std_logic_vector(DATA_WIDTH - 1 downto 0)
        ;
        rd1      : in std_logic;
17  -- Write port
        data_in2 : in std_logic_vector(DATA_WIDTH - 1 downto 0);
        wr2      : in std_logic;
        -- Status port
        empty    : out std_logic;
22  full      : out std_logic
    );
end component fifo_1c1r1w;

```

Listing 4: FIFO declaration.

3.5 Instantiation Template

To be able to instantiate an on-chip RAM, the package *ram_pkg* must be included within your VHDL source. An instantiation template for the single clock dual-port RAM with a read and a write port can be found in Listing 5, for the single clock dual port FIFO with a read and a write port in Listing 6.

For details on the type and size of the used signals, see Section 3.4.

Name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>raddr1</i>	in	<i>ADDR_WIDTH</i>	Address signal of the read port.
<i>rdata1</i>	out	<i>DATA_WIDTH</i>	Data signal of the read port.
<i>rd1</i>	in	1	If 1, a read operation is performed on the next rising edge of the clock signal.
<i>waddr2</i>	in	<i>ADDR_WIDTH</i>	Address signal of the write port.
<i>wdata2</i>	in	<i>DATA_WIDTH</i>	Data signal of the write port.
<i>wr2</i>	<i>input</i>	1	If 1, the data of <i>wdata2</i> is written to address <i>waddr2</i> of the memory.

Table 7: RAM signal description.

Name	Functionality
<i>MIN_DEPTH</i>	The minimum depth of the FIFO. The actual depth is rounded up to the next power of two.
<i>DATA_WIDTH</i>	The number of data bits.

Table 8: FIFO generics description.

```

1 ram_inst : dp_ram_1c1r1w
  generic map
  (
    ADDR_WIDTH => 5,
    DATA_WIDTH => 8
6  )
  port map
  (
    clk => clk,
    raddr1 => raddr1,
11  rdata1 => rdata1,
    rd1 => rd1,
    waddr2 => waddr2,
    wdata2 => wdata2,
16  wr2 => wr2
  );

```

Listing 5: RAM instantiation template.




Figure 5: RAM read timing.

3.6 Interface Protocol

A standard synchronous memory access protocol is used for accessing the RAM. At any rising edge of the *clk* signal, when the *rd1* signal is high, the data word stored at address *raddr1* is written to the *data1* port (see Figure 5).

Name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal, low active, not internally synchronized.
<i>data_out1</i>	out	<i>DATA_WIDTH</i>	Output data.
<i>rd1</i>	in	1	If 1, a read operation is performed at the next rising edge of the clock signal. If the FIFO is empty, the result is undefined.
<i>data_in2</i>	in	<i>DATA_WIDTH</i>	Data for the write operation
<i>wr2</i>	in	1	If 1, the data of <i>data_in2</i> is written to the next free memory location. If the FIFO is full, the write request is ignored.
<i>empty</i>	out	1	1, if the memory is empty.
<i>full</i>	out	1	1, if the memory is full.

Table 9: FIFO signal description.

```

fifo_inst : fifo_1c1r1w
  generic map
  (
4    MIN_DEPTH => 5,
      DATA_WIDTH => 16
  )
  port map
  (
9    clk => clk,
      res_n => res_n,
      data_out1 => data_out1,
      rd1 => rd1,
      data_in2 => data_in2,
14   wr2 => wr2,
      empty => empty,
      full => full
  );

```

Listing 6: FIFO instantiation template.




Figure 6: RAM write timing.

At any rising edge of the *clk* signal, when the *wr2* signal is high, the data word at *wdata2* is written to address *waddr2* (see Figure 6).

The FIFO memory uses a similar interface but does not require the address inputs. The read operation is again initiated by a one on the *rd1* signal. If the FIFO is not empty the next data word is assigned to port *data_out1* (see Figure 7). If the FIFO is empty, the result of the read operation is undefined.

The write operation is started with a one on *wr2*. The data word from *data_in2* is stored to the next free location in the memory array. (see Figure 8). If the FIFO is full, the write operation is ignored.

If the first item is written to the FIFO, the *empty* signal becomes zero




Figure 7: FIFO read timing.




Figure 8: FIFO write timing.




Figure 9: FIFO empty handling.

parallel to the storage operation. If the last item is read from the FIFO, the *empty* signal becomes one at the same time the output data is set (see Figure 9).

If the FIFO becomes full by a write operation, parallel to the storing process the *full* signal becomes one. If afterwards a data word is read, the *full* signals becomes zero again at the same time as the output port is set (see Figure 10).




Figure 10: FIFO full handling.

4 On-chip ROM

4.1 Description

Important components in nearly each integrated circuit are memories. If a memory with full access speed is required, only on-chip memories are an option. This package provides an easy way to instantiate on-chip ROMs.

Currently there is one synchronous single port ROM available.

4.2 Dependencies

- None

4.3 Required VHDL Files

- rom_pkg
- rom_sync_1r
- rom_sync_1r_beh

```

component rom_sync_1r is
  generic
3    (
      -- Address width
      ADDR_WIDTH    : integer;
      -- Data width
      DATA_WIDTH    : integer;
8      -- Memory contents
      INIT_PATTERN   : rom_array
    );
  port
  (
13    clk  : in  std_logic;
        addr : in  std_logic_vector(ADDR_WIDTH - 1 downto 0);
        rd   : in  std_logic;
        data : out std_logic_vector(DATA_WIDTH - 1 downto 0)
    );
18 end component rom_sync_1r;

```

Listing 7: ROM declaration.

Name	Functionality
<i>ADDR_WIDTH</i>	The number of address bits.
<i>DATA_WIDTH</i>	The number of data bits.
<i>INIT_PATTERN</i>	This generic parameter is used to specify the contents of the ROM. The specification is written using an array of <i>std_logic_vectors</i> , a vector for each memory address.

Table 10: ROM generics description.

4.4 Component Declaration

The declaration of the ROM can be found in Listing 7, while the functionality of each generic is described in Table 10 and of each signal in Table 11.

4.5 Instantiation Template

To be able to instantiate an on-chip ROM, the package *rom_pkg* must be included within your VHDL source. An instantiation template for the ROM can be found in Listing 8.

For details on the type and size of the used signals, see Section 4.4.

Name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>addr</i>	in	<i>ADDR_WIDTH</i>	Address.
<i>data</i>	out	<i>DATA_WIDTH</i>	Data.
<i>rd</i>	in	1	If 1, a read operation is performed on the next rising edge of the clock signal.

Table 11: ROM signal description.


```

2  data_rom_inst : rom_sync_1r
   generic map
   (
7      ADDR_WIDTH => 5,
      DATA_WIDTH => 8,
      INIT_PATTERN => (x"31", x"21", x"2C", x"2E", x"2B",
12      x"2D", x"2A", x"2F", x"41", x"42",
      x"43", x"61", x"62", x"63", x"32",
      x"44", x"45", x"46", x"64", x"65",
      x"66", x"33", x"47", x"48", x"49",
      x"67", x"68", x"69", x"34", x"4A",
      x"4B", x"4C")
   )
   port map
   (
17      clk => clk,
      addr => addr,
      rd => rd,
      data => data
   );

```

Listing 8: ROM instantiation template.




Figure 11: ROM read timing.

4.6 Interface Protocol

A standard synchronous memory protocol is used for accessing the ROM. At any rising edge of the *clk* signal, when the *rd* signal is high, the data word stored at address *raddr* is written to the *data* port (see Figure 11).

Name	Functionality
<i>CLK_FREQ</i>	Actual clock frequency of the <i>clk</i> signal given in Hz.
<i>DISPLAY_COUNT</i>	Numbers of controlled seven segment digits.
<i>UPDATE_FREQ</i>	Display update frequency. Used for multiplexing the displays.

Table 12: Seven-segment-display control generics description.

5 Seven-Segment-Display Control

5.1 Description

In many cases (e.g. debugging, simple user interaction) a simple, easy to control output device is needed. A seven segment display is such a device. This component converts a parallel signal vector to its seven segment representation and can control multiple displays concurrently. The displays share the same data line and are controlled using multiplexed select signals.

5.2 Dependencies

- None

5.3 Required VHDL Files

- seven_segment_display_pkg.vhd
- seven_segment_display_multiplexed.vhd
- seven_segment_display_multiplexed_beh.vhd

5.4 Component Declaration

The declaration of the seven segment control component can be found in Listing 9, while the functionality of each generic is described in Table 12 and of each signal in Table 13.

Name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal (low active, not internally synchronized).
<i>data</i>	in	4· <i>DISPLAY_COUNT</i>	The data which should be displayed.
<i>seg_sel</i>	out	<i>DISPLAY_COUNT</i>	Select the active display. At most one display is selected at a time
<i>seg_data</i>	out	8	Output data (should be directly connected to the seven segment display).

Table 13: Seven-segment-display control signal description.

```

component seven_segment_display_multiplexed is
  generic
  (
    -- Clock frequency [Hz]
    5   CLK_FREQ : integer;
    -- Number of digits
    DISPLAY_COUNT : integer;
    -- Display update frequency
    10  UPDATE_FREQ : integer range 1000 to 1000000
  );
  port
  (
    15   sys_clk : in std_logic;
    sys_res_n : in std_logic;

    -- Internal interface
    data : in std_logic_vector(4 * DISPLAY_COUNT - 1 downto
    20   0);

    -- External interface
    seg_sel : out std_logic_vector(DISPLAY_COUNT - 1 downto
    0);
    seg_data : out std_logic_vector(7 downto 0)
  );
end component seven_segment_display_multiplexed;

```

Listing 9: Seven-segment-display control declaration.

5.5 Instantiation Template

To be able to instantiate the seven-segment-display control component, the *seven_segment_display_pkg* package must be included within your VHDL source. An instantiation template can be found in Listing 10.

For details on the type and size of the used signals, see Section 5.4.

5.6 Interface Protocol

The interface is straight forward. The signal which should be displayed is assigned to the data port. Note that the data is not internally buffered. Based on the *clk* signal and the *UPDATE_FREQ* generic, an activation pattern for the displays is generated. At every time, at most a single digit is active (see Section 5.7 for details).

```

seven_segment_inst : seven_segment_display_multiplexed
2  generic map
    (
        CLK_FREQ => 25000000,
        DISPLAY_COUNT => 2,
        UPDATE_FREQ => 1000000
7  )
    port map
    (
        clk => clk,
        res_n => res_n,
12  data => data,
        seg_sel => seg_sel,
        seg_data => seg_data
    );

```

Listing 10: Seven-segment-display control instantiation template.




Figure 12: Seven-segment-display control statemachine.

5.7 Statemachine Description

This component is controlled by a single state machine. The operation of the state machine is described by its state chart (see Figure 12), its state transition table (see Table 14) and its output behavior (see Table 15). The reset state is *DISPLAY*.

State	Condition	Next state
<i>DISPLAY</i>	$timeout_cnt = TIMEOUT_CNT_MAX - 1$	<i>BEGIN_PAUSE</i>
<i>BEGIN_PAUSE</i>	None	<i>PAUSE</i>
<i>PAUSE</i>	$timeout_cnt = TIMEOUT_CNT_MAX - 1$ and $selected_display < DISPLAY_COUNT - 1$	<i>SWITCH_NEXT</i>
	$timeout_cnt = TIMEOUT_CNT_MAX - 1$ and $selected_display = DISPLAY_COUNT - 1$	<i>SWITCH_FIRST</i>
<i>SWITCH_FIRST</i>	None	<i>DISPLAY</i>
<i>SWITCH_NEXT</i>	None	<i>DISPLAY</i>

Table 14: Seven-segment-display control FSM state transition table.

State	Outputs
Default	$seg_sel = \text{all inactive (1)}$ $selected_display_next = selected_display$ $seg_data_next = seg_data_int$
<i>DISPLAY</i>	$seg_sel(DISPLAY_COUNT - selected_display - 1) = 0$ $timeout_cnt_next = timeout_cnt + 1$
<i>BEGIN_PAUSE</i>	$seg_data_ext = \text{all inactive (1)}$ $timeout_cnt_next = 0$
<i>PAUSE</i>	$timeout_cnt_next = timeout_cnt + 1$
<i>SWITCH_FIRST</i>	$selected_display_next = 0$ $timeout_cnt_next = 0$ seg_data_ext is set
<i>SWITCH_NEXT</i>	$selected_display_next = selected_display + 1$ $timeout_cnt_next = 0$ seg_data_ext is set

Table 15: Seven-segment-display control FSM output table.

Name	Functionality
<i>SYNC_STAGES</i>	Number of flip flop stages used for synchronization.
<i>RESET_VALUE</i>	The value, the output signal should have directly after reset.

Table 16: Synchronizer generics description.

6 Synchronizer

6.1 Description

The synchronizer component is used to connect external signals (e.g. from push buttons or serial ports) to a design. As these input devices generate signals which are out of synchronization with the global clock signal, these signals must be synchronized to the clock signal (*clk*), otherwise the behavior of the system may become unpredictable.

6.2 Dependencies

- None

6.3 Required VHDL Files

- sync_pkg.vhd
- sync.vhd
- sync_beh.vhd

6.4 Component Declaration

The declaration of the synchronizer can be found in Listing 11, while the functionality of each generic is described in Table 16 and of each signal in Table 17.

In the special case that the synchronizer is used for an external global reset signal, the *res_n* port is set to constant one and the reset signal is connected to *data_in*. The processed reset signal can be accessed on port *data_out*.

Name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal (low active, not internally synchronized).
<i>data_in</i>	in	1	The signal which should be synchronized.
<i>data_out</i>	out	1	The synchronized version of the input signal.

Table 17: Synchronizer signal description.

```

component sync is
  generic
  (
4    -- Number of synchronizer stages
    SYNC_STAGES : integer range 2 to integer'high;
    -- Value of data_out directly after reset
    RESET_VALUE : std_logic
  );
9  port
  (
    clk : in std_logic;
    res_n : in std_logic;
    -- External interface
14   data_in : in std_logic;
    -- Internal interface
    data_out : out std_logic
  );
end component sync;

```

Listing 11: Synchronizer declaration.

```

sync_inst : sync
2  generic map
  (
    SYNC_STAGES => 2,
    RESET_VALUE => '0'
  )
7  port map
  (
    clk => clk,
    res_n => res_n,
    data_in => data_in,
12   data_out => data_sync
  );

```

Listing 12: Synchronizer instantiation template.

6.5 Instantiation Template

To be able to instantiate the synchronizer, the package *sync_pkg* must be included within your VHDL source. An instantiation template can be found in Listing 12.

For details on the type and size of the used signals, see Section 6.4.




Figure 13: Synchronizer timing.




Figure 14: Synchronizer internal circuitry.

6.6 Interface Protocol

The synchronizer has no special interface protocol. The input signal is sampled with the global clock signal (clk). Therefore the output signal is align to the global clock (clk) and has a delay of n clock cycles, where n is the number of synchronizer stages. Spikes not overlapping a clock edge (see Figure 13 as example) will not show up at the synchronizer output.

6.7 Internal Structure

The synchronizer internally consists of a D-Flipflop chain. Figure 14 shows an example of a three state synchronizer.

7 PS/2 Keyboard Controller

7.1 Description

The PS/2 keyboard controller core can be used to easily interface with a standard PS/2 keyboard. The core is initialized automatically. On the reception of a new scan code (corresponding to set 2, see [SCAa, SCAb]) the controller transmits it to the user logic without any further processing. Therefore the handling of special keys (like Ctrl or Shift) as well as the key pressed and key release handling are not performed by the controller. Instead the corresponding scan codes are directly sent to the user logic.

7.2 Dependencies

The controller has no external dependencies.

7.3 Required VHDL Files

The PS/2 keyboard controller interface requires the following source files:

- ps2_keyboard_controller.vhd
- ps2_keyboard_controller_beh.vhd
- ps2_keyboard_controller_pkg.vhd
- ps2_transceiver.vhd
- ps2_transceiver_beh.vhd
- ps2_transceiver_pkg.vhd

7.4 Component Declaration

The declaration of the PS/2 keyboard controller can be found in Listing 13, while the functionality of each generic is described in Table 18 and of each signal in Table 19.

```

component ps2_keyboard_controller is
2  generic
  (
    -- Frequency of the global clock in Hertz
    CLK_FREQ : integer;
    -- Number of sync stages
7    SYNC_STAGES : integer
  );
  port
  (
    -- Global Signals
12    clk, res_n : in std_logic;

    -- Keyboard interface
    ps2_clk, ps2_data : inout std_logic;

17    -- User logic interface
    new_data : out std_logic;
    data : out std_logic_vector(7 downto 0)
  );
end component ps2_keyboard_controller;

```

Listing 13: PS/2 keyboard controller declaration.

Generic name	Functionality
CLK_FREQ	Frequency of the system clock given in Hz.
SYNC_STAGES	Number of synchronizer stages used for synchronizing external signals.

Table 18: PS/2 keyboard controller generics description.

7.5 Instantiation Template

To be able to instantiate the keyboard controller, the package *ps2_keyboard_controller_pkg* must be included within your VHDL source. An instantiation template can be found in Listing 14.

For details on the type and size of the used signals, see Section 7.4.

7.6 Interface Protocol

The keyboard controller utilizes a simple, straight forward interface. If a new scan code is available, it is assigned to the data port and the signal new data is

Signal name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal (low active, not internally synchronized).
<i>new_data</i>	out	1	Signalizes the availability of a new scan code.
<i>data</i>	out	8	Scan code output.
<i>ps2_clk</i>	bidirectional	1	Keyboard clock line.
<i>ps2_data</i>	bidirectional	1	Keyboard data line

Table 19: PS/2 keyboard controller signal description.

```

ps2_keyboard_controller_inst : ps2_keyboard_controller
  generic map
  (
4    CLK_FREQ => CLK_FREQ,
    SYNC_STAGES => SYNC_STAGES
  )
  port map
  (
9    clk => clk,
    res_n => res_n,
    ps2_clk => ps2_keyboard_clk,
    ps2_data => ps2_keyboard_data,
    new_data => new_scancode,
14   data => scancode
  );

```

Listing 14: PS/2 keyboard controller instantiation template.




Figure 15: PS/2 keyboard controller timing.

set high for exactly one clock cycle. The data port stays unchanged until the next scan code is received from the keyboard. For details on the protocol see Figure 15.

8 PS/2 to ASCII Converter

8.1 Description

The PS/2 to ASCII converter is used to convert sequences of keyboard scan codes into valid ASCII characters. It can be directly interfaced with the PS/2 keyboard controller.

8.2 Dependencies

The converter has the following external dependencies:

- Mathematical support package (*math_pkg*)
- On-chip ROM package (*rom_pkg*)

8.3 Required VHDL Files

The PS/2 to ASCII controller requires the following source-files:

- *ps2_ascii_pkg.vhd*
- *ps2_ascii.vhd*
- *ps2_ascii_struct.vhd*

8.4 Component Declaration

The declaration of the PS/2 to ASCII converter can be found in Listing 15, the functionality of each signal in Table 20.

8.5 Instantiation Template

To be able to instantiate the PS/2 to ASCII converter, the package

- *ps2_ascii_pkg*

must be included within your VHDL source. An instantiation template can be found in Listing 16.

For details on the type and size of the used signals, see Section 8.4.

Signal name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal (low active, not internally synchronized).
<i>scancode</i>	in	8	Scan code generated by the keyboard controller.
<i>new_scancode</i>	in	1	A new scan code is available at the input. Must be 1 for exactly one clock cycle for each new scan code.
<i>ascii</i>	out	8	The generated ASCII character.
<i>new_ascii</i>	out	1	If 1, a new ASCII character is available. Stays one for exactly one clock cycle.

Table 20: PS/2 to ASCII converter signal description.

```

component ps2_ascii is
  port
  (
    -- Global signals
5    clk, res_n : in std_logic;

    -- Interface to keyboard controller
    scancode : in std_logic_vector(7 downto 0);
    new_scancode : in std_logic;
10    -- Interface to user logic
    ascii : out std_logic_vector(7 downto 0);
    new_ascii : out std_logic
  );
15 end component ps2_ascii;

```

Listing 15: PS/2 to ASCII converter declaration.

```

ps2_ascii_inst : ps2_ascii
  port map
  (
    clk => clk,
5    res_n => res_n
    scancode => scancode,
    new_scancode => new_scancode,
    ascii => ascii,
    new_ascii => new_ascii
10  );

```

Listing 16: PS/2 to ASCII converter instantiation template.

8.6 Interface Protocol

Each new scan code is indicated through a one on the *new_scancode* signal. The signal must stay one for exactly one clock cycle.

If the last scan code inputed to the converter generates a valid ASCII code, it is converted to ASCII and the result is assigned to the *ascii* output port. To indicate the arrival of a new ASCII code, the *new_ascii* signal becomes one for exactly one clock cycle.

9 Text Mode Video Controller

9.1 Description

The text mode video controller core establishes a simple character (ASCII) based interface to an external LCD. As video mode 800x480 using 16 colors is used.

By default, the controller organizes the screen into 100 columns by 30 lines. All 256 ASCII characters are supported and decoded using the Western European Code-page (CP850)[CP8].

The controller implements a simple cursor interface. Characters are always written to the current cursor position. The newline and carriage return characters can be used for cursor control. In normal operation mode the cursor is automatically set to the next position. It is possible to switch this behavior off. In this mode, the cursor is not moved after a new character is written. Therefore, if two successive writes occur, the first character is replaced by the second one.

The cursor can be manually forwarded to the next position or freely positioned on the screen using special instructions.

By writing the backspace character, the cursor is moved to the previous writing position and the characters displayed at the current and the previous position are erased.

The cursor supports three states (on, off or blinking) and can be displayed in any color.

Furthermore the background color is not fixed but can be freely chosen.

The integration of the controller into a custom design is simple, as the implemented controller interface is straight forward. Furthermore the user interface is independent of the target hardware (always 16 colors and 8-bit ASCII data). All necessary adjustments are done by the controller internally. In the following sections, the controller and its interfaces will be described in more detail.

9.2 Dependencies

The controller has the following external dependencies:

- Mathematical support package (*math_pkg*)

Generic name	Functionality
<i>CLK_FREQ</i>	Actual clock frequency of the <i>clk</i> signal given in Hz.
<i>ROW_COUNT</i>	Number of displayed rows (Default is 30)
<i>COLUMN_COUNT</i>	Number of displayed columns (Default is 100).

Table 21: Text-mode video controller generics description.

9.3 Required VHDL Files

The text mode video controller interface requires the following source-files:

- cursor_controller.vhd
- cursor_controller_pkg.vhd
- font_rom.vhd
- font_rom_beh.vhd
- font_rom_pkg.vhd
- textmode_controller_1c.vhd
- textmode_controller_fsm.vhd
- textmode_controller_pkg.vhd
- video_ram.vhd
- video_ram_pkg.vhd
- display_controller.vhd
- display_controller_pkg.vhd

9.4 Component Declaration

The declaration of the textmode video controller can be found in Listing 17, while the functionality of each generic is described in Table 21 and of each signal in Table 22.

Signal name	Direction	Signal width	Functionality
<i>clk</i>	in	1	Global clock signal.
<i>res_n</i>	in	1	Global reset signal (low active, not internally synchronized).
<i>wr</i>	in	1	If 1, an instruction is written to the controller.
<i>busy</i>	out	1	If 1, the controller is busy and can not accept new instructions.
<i>instr</i>	in	8	Instruction which should be executed by the controller.
<i>instr_data</i>	in	16	The data field of the instruction.
<i>vd</i>	out	1	Low active vertical synchronization signal (VGA interface).
<i>hd</i>	out	1	Low active horizontal synchronization signal (VGA interface).
<i>den</i>	out	1	If 1, color data is transmitted to the display, otherwise padding pixels are written.
<i>r</i>	out	8	Red color output (VGA interface).
<i>g</i>	out	8	Green color output (VGA interface).
<i>b</i>	out	8	Blue color output (VGA interface).
<i>grest</i>	out	1	Reset signal for the LCD.

Table 22: Text-mode video controller signal description.

```

component textmode_controller_1c is
  generic
  (
4    ROW_COUNT : integer := 30;
    COLUM_COUNT : integer := 100;
    CLK_FREQ : integer := 25000000
  );
  port
9    (
    clk : in std_logic;
    res_n : in std_logic;

    wr : in std_logic;
14   busy : out std_logic;

    instr : in std_logic_vector(7 downto 0);
    instr_data : in std_logic_vector(15 downto 0);

19   hd : out std_logic; -- horizontal sync signal
    vd : out std_logic; -- vertical sync signal
    den : out std_logic; -- data enable
    r : out std_logic_vector(7 downto 0); -- pixel color
        value (red)
    g : out std_logic_vector(7 downto 0); -- pixel color
        value (green)
24   b : out std_logic_vector(7 downto 0); -- pixel color
        value (blue)

    grest : out std_logic -- display reset
  );
end component textmode_controller_1c;

```

Listing 17: Text-mode video controller declaration.

9.5 Instantiation Template

To be able to instantiate the textmode video controller, the package

- *textmode_controller_pkg*

must be included within your VHDL source. An instantiation template can be found in Listing 18.

For details on the type and size of the used signals, see Section 9.4.

```

textmode_inst : textmode_controller_1c
2   generic map
    (
        ROW_COUNT => 30,
        COLUM_COUNT => 100,
        CLK_FREQ => VGA_CLK_FREQ
7   )
    port map
    (
        clk => sys_clk,
        res_n => sys_res_n_sync,
12   wr => textmode_wr,
        busy => textmode_busy,
        instr => textmode_instruction,
        instr_data => textmode_instruction_data,
        hd => hsync_n,
17   vd => vsync_n,
        den => den,
        r => r,
        g => g,
        b => b,
22   grest => vga_res_n_out
    );

```

Listing 18: Text-mode video controller instantiation template.

9.6 Interface Protocol

The video controller is operated by a simple instruction interface. To execute an instruction, it must be assigned to the *instr* port for exactly one cycle. At the same time, the corresponding data field must be applied to the *instr_data* input and the *wr* signal must be set to 1. The controller buffers the request internally and acknowledges its reception by setting the *busy* signal to high. As long as it remains high (it could stay high for multiple *clk* cycles), no new instruction will be accepted by the controller and therefore the instruction *INSTR_NOP* should be applied during this time frame. When the execution of the instruction is finished, the *busy* signal is set to low again. At this point a new instruction may be asserted.

9.6.1 Instruction Description

In the previous section we have described how to execute a instruction on the textmode video controller. Table 23 summarizes the available instructions.

Instruction	Data	Description
INSTR_NOP	15-0: Don't Care	No operation
INSTR_SET_CHAR	15-8: Attributes 7-0: Character code	Writes one character with the specified attributes to the current cursor position on the screen.
INSTR_DELETE	11-8: Background color Others: Don't care	Moves the cursor back one symbol and clears this position. Clearing means writing the character code 0x00 with the specified background color to the video ram.
INSTR_CLEAR_SCREEN	15-8: Attributes 7-0: Character code	Initializes the video ram with the specified data.
INSTR_MOVE_CURSOR_NEXT	11-8: Background color Others: Don't care	Moves the cursor to the next position. This instruction also moves the cursor to the next line, if required. If the auto scroll option is activated a background color is required to clear the newly created line.
INSTR_NEW_LINE	11-8: Background color Others: Don't Care	If the auto scroll option is activated a background color is required.
INSTR_CFG	11-8: Cursor color 3: Auto increment cursor 2: Auto scroll 1-0: Cursor state Others: Don't care	Used to configure the controller. The auto scroll/increment features are active after startup and can be deactivated by writing '1' to the specified bits. The cursor state can be set to OFF, ON or BLINKING.
INSTR_SET_CURSOR_POSITION	15-8: Column (x) 7-0: Row (y)	Moves the cursor to the specified position.

Table 23: Text-mode video controller instructions.

References

- [CP8] Codepage 850. (e.g. Wikipedia: <http://de.wikipedia.org/wiki/CP850>).

- [SCAa] Description of scan codes including a list of scan codes for US keyboards (<http://www.win.tue.nl/~aeb/linux/kbd/scancodes-10.html>).
- [SCAb] Wikipedia scan code description (<http://en.wikipedia.org/wiki/Scancode>).