

Memory Models

Computer Systems

Johann Blieberger



Atomics

- **3** Synchronization and Communication
- Program & Execution Order
- **B** Release/Acquire Memory Model

- 6 Blocking Wait
- Non-Blocking Wait
- Performance Comparison



Sequentially Consistent World

Interleavings are all possible intertwinings of sequences of statements from threads

Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d).

Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d). All possible interleavings are: (a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c).

Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d). All possible interleavings are: (a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c). The "local" orders a < c and b < d are preserved.

Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d). All possible interleavings are: (a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c). The "local" orders a < c and b < d are preserved.

Interleavings graph is a representation of interleavings in the form of a graph.

Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d). All possible interleavings are: (a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c). The "local" orders a < c and b < d are preserved.

Interleavings graph is a representation of interleavings in the form of a graph. Each path from the start node to the end node of the graph corresponds to an interleaving.

Interleavingsare all possible intertwinings of sequences of statements from threads
Example: T1: (a, c), T2: (b, d).
All possible interleavings are:
(a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c).
The "local" orders a < c and b < d are preserved.Interleavings graphis a representation of interleavings in the form of a graph.

Each path from the start node to the end node of the graph corresponds to an interleaving.

The set of all such paths corresponds to the set of all possible interleavings. (Examples follow $\dots)$

Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d). All possible interleavings are: (a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c). The "local" orders a < c and b < d are preserved. Interleavings graph is a representation of interleavings in the form of a graph. Each path from the start node to the end node of the graph corresponds to an interleaving. The start of all push paths

The set of all such paths corresponds to the set of all possible interleavings. (Examples follow ...)


Due to different runtimes, different scheduling strategies, different hardware architectures, the actual execution sequence can match any arbitrary interleaving. Interleavings are all possible intertwinings of sequences of statements from threads Example: T1: (a, c), T2: (b, d). All possible interleavings are: (a, c, b, d), (a, b, c, d), (a, b, d, c), (b, a, c, d), (b, a, d, c), (b, d, a, c). The "local" orders a < c and b < d are preserved. Interleavings graph is a representation of interleavings in the form of a graph.

Each path from the start node to the end node of the graph corresponds to an interleaving.


The set of all such paths corresponds to the set of all possible interleavings. (Examples follow \dots)

- Due to different runtimes, different scheduling strategies, different hardware architectures, the actual execution sequence can match any arbitrary interleaving.
- For general considerations (correctness of a program, ...) one must therefore assume all interleavings as possible.


	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;	<u> </u>	b:	B := 2;
C:	C := B;		d:	D := A;




	Thread 1	(A, B, C, D) = (0, 0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;




	Thread 1	(A, B, C, D) = (0, 0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;



	Thread 1	(A, B, C, D) = (0, 0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;




	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;




TEMS

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;	(0,0,0,0)	b:	B := 2;
C:	C := B;		d:	D := A;





SYSTEMS

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;




SYSTEMS






SYSTEMS

	Thread 1	(A, B, C, D) =		Thread 2
		(0,0,0,0)		
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;



TEMS




(1, 2, 0, 1)


(1, 2, 0, 0)

С

а

(0, 2, 0, 0)





SYSTEMS

Assignments occur atomically

- Assignments occur **atomically**
- only then are the interleavings correct

- Assignments occur **atomically**
- only then are the interleavings correct

Question: Why is the result (1, 2, 0, 0) not possible?

- Assignments occur **atomically**
- only then are the interleavings correct

Question: Why is the result (1, 2, 0, 0) not possible? **Answer:**

- Instructions are executed in each thread in "program order",
 - i.e., from front to back.

- Assignments occur **atomically**
- only then are the interleavings correct

Question: Why is the result (1, 2, 0, 0) not possible? **Answer:**

- Instructions are executed in each thread in "program order", i.e., from front to back.
- So, if (1, 2, 0, .) occurs, only instruction d is missing.

- Assignments occur **atomically**
- only then are the interleavings correct

Question: Why is the result (1, 2, 0, 0) not possible?

Answer:

- Instructions are executed in each thread in "program order", i.e., from front to back.
- So, if (1, 2, 0, .) occurs, only instruction d is missing.
- Instruction d can only deliver D=A=1, since a was executed before c.


- Assignments occur **atomically**
- only then are the interleavings correct

Question: Why is the result (1, 2, 0, 0) not possible?

Answer:


- Instructions are executed in each thread in "program order", i.e., from front to back.
- So, if (1, 2, 0, .) occurs, only instruction d is missing.
- Instruction d can only deliver D=A=1, since a was executed before c.
- \longrightarrow Sequentially Consistent Memory Model (SC)

Sequential Consistency from the Programmer's Perspective




A single global **memory**

Sequential Consistency from the Programmer's Perspective




- A single global **memory**
- Each core generates memory operations in program order

Sequential Consistency from the Programmer's Perspective




- A single global **memory**
- Each core generates memory operations in program order
- At an indeterminate point in time, a switch randomly selects a core and executes a memory operation (⇒ "memory order")

Sequential Consistency from the Programmer's Perspective



- A single global **memory**
- Each core generates memory operations in program order
- At an indeterminate point in time, a switch randomly selects a core and executes a memory operation (⇒ "memory order")
- The switch serializes the memory operations

Sequential Consistency from the Programmer's Perspective



- A single global **memory**
- Each core generates memory operations in program order
- At an indeterminate point in time, a switch randomly selects a core and executes a memory operation (⇒ "memory order")
- The switch serializes the memory operations

Note: This is not what the hardware does! But it can serve as a model for how we want to think about hardware.

Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- **T_1** shall write the value -1 in two's complement to S

 $S := (1111 \ 1111 \ 1111 \ 1111)_2.$

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- T_2 reads the value of S at a different time.

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- T₂ reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- **T_2** reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.
- But the following can happen:

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- **T_2** reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.
- But the following can happen:
 - **1** First, the 1st half is copied to S.

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- T₂ reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.
- But the following can happen:
 - **1** First, the 1st half is copied to S.
 - In the second half of S, there are still all 0s.

- Assumption: The assignment of a 16-bit word occurs non-atomically, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- T₂ reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.
- But the following can happen:
 - **1** First, the 1st half is copied to S.
 - In the second half of S, there are still all 0s.
 - **3** We get: $S = (1111 \ 1111 \ 0000 \ 0000)_2$.

- Assumption: The assignment of a 16-bit word occurs non-atomically, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- T₂ reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.
- But the following can happen:
 - First, the 1st half is copied to S.
 - In the second half of S, there are still all 0s.
 - **3** We get: $S = (1111 \ 1111 \ 0000 \ 0000)_2$.
 - 4 Before the second half is copied to S, T_2 reads both halves and gets S=-128.

- Assumption: The assignment of a 16-bit word occurs **non-atomically**, by copying the two 8-bit halves separately.
- Given are two threads T_1 and T_2 and a variable S with the content S=0.
- *T*₁ shall write the value -1 in two's complement to S
 S := (1111 1111 1111 1111)₂.
- T₂ reads the value of S at a different time.
- One should expect that T_2 can only read 0 or -1.
- But the following can happen:
 - First, the 1st half is copied to S.
 - In the second half of S, there are still all 0s.
 - **3** We get: $S = (1111 \ 1111 \ 0000 \ 0000)_2$.
 - 4 Before the second half is copied to S, T_2 reads both halves and gets S=-128.

Question: If T₁ first copies the second half, and then T₂ reads both halves: What value does T₂ get?

We have seen: When multiple threads access common memory cells (variables), it may be necessary to guarantee that operations on variables are executed **atomically**, i.e., **indivisibly**.

- We have seen: When multiple threads access common memory cells (variables), it may be necessary to guarantee that operations on variables are executed **atomically**, i.e., **indivisibly**.
- This can only be guaranteed by the **hardware** (CPU).

- We have seen: When multiple threads access common memory cells (variables), it may be necessary to guarantee that operations on variables are executed **atomically**, i.e., **indivisibly**.
- This can only be guaranteed by the **hardware** (CPU).
- All common CPUs offer such **atomic operations** as **instructions**.

- We have seen: When multiple threads access common memory cells (variables), it may be necessary to guarantee that operations on variables are executed **atomically**, i.e., **indivisibly**.
- This can only be guaranteed by the **hardware** (CPU).
- All common CPUs offer such **atomic operations** as **instructions**.
- Programming languages also know atomic types and operations on atomic variables.

- We have seen: When multiple threads access common memory cells (variables), it may be necessary to guarantee that operations on variables are executed **atomically**, i.e., **indivisibly**.
- This can only be guaranteed by the **hardware** (CPU).
- All common CPUs offer such **atomic operations** as **instructions**.
- Programming languages also know atomic types and operations on atomic variables.
- When multiple threads access the same memory area (variable) simultaneously, this is called a **Data Race**.

- We have seen: When multiple threads access common memory cells (variables), it may be necessary to guarantee that operations on variables are executed **atomically**, i.e., **indivisibly**.
- This can only be guaranteed by the **hardware** (CPU).
- All common CPUs offer such **atomic operations** as **instructions**.
- Programming languages also know atomic types and operations on atomic variables.
- When multiple threads access the same memory area (variable) simultaneously, this is called a **Data Race**.

... we will come back to this later...

Synchronization and Communication



Task: A piece of data should be safely transferred from one thread to another thread.

Task: A piece of data should be safely transferred from one thread to another thread.
More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.

- Task: A piece of data should be safely transferred from one thread to another thread.
- More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.
- Question: When may T_2 read?

- **T**ask: A piece of data should be safely transferred from one thread to another thread.
- More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.
- Question: When may T_2 read?
- We introduce a flag F, which initially has the value F=0.

- Task: A piece of data should be safely transferred from one thread to another thread.
- More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.
- Question: When may T_2 read?
- We introduce a flag F, which initially has the value F=0.
- T₁ writes D.

- Task: A piece of data should be safely transferred from one thread to another thread.
- More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.
- Question: When may T_2 read?
- We introduce a flag F, which initially has the value F=0.
- T₁ writes D.
- T_1 sets flag F=1.

- Task: A piece of data should be safely transferred from one thread to another thread.
- More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.
- Question: When may T_2 read?
- We introduce a flag F, which initially has the value F=0.
- T₁ writes D.
- T_1 sets flag F=1.
- T_2 reads F. If F=0, it continues to read F.

- Task: A piece of data should be safely transferred from one thread to another thread.
- More detailed: Thread T₁ writes to variable D, Thread T₂ shall read the value of variable D.
- Question: When may T_2 read?
- We introduce a flag F, which initially has the value F=0.
- T₁ writes D.
- T_1 sets flag F=1.
- *T*₂ reads F. If F=0, it continues to read F.
- When T_2 reads F=1, it can read D "safely".



$$\begin{array}{cccc} T_1 & (D, F, X) = & T_2 \\ (0, 0, 0) & & \\ \hline d: & D & := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F & := 1; & & & X & := D; \end{array}$$

F . . . atomic!

$$\begin{array}{cccc} T_1 & (D, F, X) = & T_2 \\ (0, 0, 0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & X := D; \end{array}$$

F ... atomic!

D ... atomic?


$$\begin{array}{cccc} T_1 & (D, F, X) = & T_2 \\ (0, 0, 0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & X := D; \end{array}$$


F ... atomic!

D ... atomic?


X . . . atomic?


Producer – Consumer







Producer – Consumer






Producer – Consumer







SYSTEMS


Producer – Consumer






Producer – Consumer






SYSTEMS

Producer – Consumer





With the help of an **atomic** variable (flag F), data can be transferred "safely" from one thread to another thread.

- With the help of an **atomic** variable (flag F), data can be transferred "safely" from one thread to another thread.
- **Synchronization**, communication between threads

- With the help of an **atomic** variable (flag F), data can be transferred "safely" from one thread to another thread.
- **Synchronization**, communication between threads

Disadvantage:

- With the help of an **atomic** variable (flag F), data can be transferred "safely" from one thread to another thread.
- **Synchronization**, communication between threads

Disadvantage: Thread T_2 is in a **loop** until the flag is set.

- With the help of an **atomic** variable (flag F), data can be transferred "safely" from one thread to another thread.
- **Synchronization**, communication between threads
- **Disadvantage:** Thread T_2 is in a **loop** until the flag is set. T_2 unnecessarily consumes computing time and energy.

... we will come back to this later...


Program & Execution Order

In addition to the atomic variables, executing the instructions in program order was recognized as a prerequisite for the Sequentially Consistent memory model.

- In addition to the atomic variables, executing the instructions in program order was recognized as a prerequisite for the Sequentially Consistent memory model.
- Modern computer architectures do not guarantee executing the instructions in program order!

Program Execution Hierarchy

Changing the Execution Order



Hierarchy in program execution: Level (Re-)Ordering

Level(Re-)OrderingSource CodeProgram Order

Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)

Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)
CPU	Instruction Scheduling, Out-of-Order Execution

Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)
CPU	Instruction Scheduling, Out-of-Order Execution
Memory	Write Buffer, Caches,

Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)
CPU	Instruction Scheduling, Out-of-Order Execution
Memory	Write Buffer, Caches,
Execution	Execution Order

Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)
CPU	Instruction Scheduling, Out-of-Order Execution
Memory	Write Buffer, Caches,
Execution	Execution Order


The result of the computation must be the same before and after reordering for single-core computers, but not for multi-core computers.

Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)
CPU	Instruction Scheduling, Out-of-Order Execution
Memory	Write Buffer, Caches,
Execution	Execution Order

- The result of the computation must be the same before and after reordering for single-core computers, but not for multi-core computers.
- Programmers (Computer Scientists) must know and consider that Program Order ≠ Execution Order (PO ≠ EO)


Level	(Re-)Ordering
Source Code	Program Order
Compiler	Optimization of the code
	(Moving and removing instructions)
CPU	Instruction Scheduling, Out-of-Order Execution
Memory	Write Buffer, Caches,
Execution	Execution Order

- The result of the computation must be the same before and after reordering for single-core computers, but not for multi-core computers.
- Programmers (Computer Scientists) must know and consider that Program Order ≠ Execution Order (PO ≠ EO)
- Attention: Instructions from the calling and called subroutine can be "mixed".




Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical

CPU-Cores have Write-Buffer



Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical


- CPU-Cores have Write-Buffer
- **Write** operations go into the Write-Buffer



```
Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical
```

- CPU-Cores have Write-Buffer
- Write operations go into the Write-Buffer


at an appropriate time, the Write-Buffer is transferred to memory



```
Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical
```


- CPU-Cores have Write-Buffer
- Write operations go into the Write-Buffer

- at an appropriate time, the Write-Buffer is transferred to memory
- Advantage: no waiting time until the written data actually arrives in memory




```
Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical
```

- CPU-Cores have Write-Buffer
- Write operations go into the Write-Buffer
- at an appropriate time, the Write-Buffer is transferred to memory
- Advantage: no waiting time until the written data actually arrives in memory
- Attention: Read operations can overtake write operations in the Write-Buffer




Initial:	Flag1 = Flag2 = 0
T1:	T2:
Flag1 := 1;	Flag2 := 1;
if Flag2 = 0 then	if Flag1 = 0 then
critical	critical

■ T1 write operation Flag1 := 1 goes into the Write-Buffer




Initial:	Flag1 = Flag2 = 0
T1:	T2:
Flag1 := 1;	Flag2 := 1;
if Flag2 = 0 then	if Flag1 = 0 then
critical	critical

- T1 write operation Flag1 := 1 goes into the Write-Buffer
- there it cannot be seen by T2




Initial:	Flag1 = Flag2 = 0
T1:	T2:
Flag1 := 1;	Flag2 := 1;
if Flag2 = 0 then	if Flag1 = 0 then
critical	critical

- T1 write operation Flag1 := 1 goes into the Write-Buffer
- there it cannot be seen by T2
- In memory, Flag1 still has the value 0




Initial:	Flag1 = Flag2 = 0
T1:	T2:
Flag1 := 1;	Flag2 := 1;
if Flag2 = 0 then	if Flag1 = 0 then
critical	critical


T1 read operation of Flag2 overtakes the write operation in the Write-Buffer



- T1 read operation of Flag2 overtakes the write operation in the Write-Buffer
- Read operation arrives in memory before write operation




- T1 read operation of Flag2 overtakes the write operation in the Write-Buffer
- Read operation arrives in memory before write operation
- this is the 1st operation in memory order




Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical

T2 write operation of Flag2 goes into the Write-Buffer




Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical

■ T2 read operation of Flag1 overtakes the Write-Buffer




Initial:Flag1 = Flag2 = 0T1:T2:Flag1 := 1;Flag2 := 1;if Flag2 = 0 thenif Flag1 = 0 then-- critical-- critical

- T2 read operation of Flag1 overtakes the Write-Buffer
- This is the **2nd** operation in memory order




 Due to the Write-Buffer, the SC order (Write(Flag1), Read(Flag2), Write(Flag2) and Read(Flag1)) is different from the memory order (Read(Flag2), Read(Flag1), Write(Flag1) and Write(Flag2))

SC Violation – Architecture without Caches




- Due to the Write-Buffer, the SC order (Write(Flag1), Read(Flag2), Write(Flag2) and Read(Flag1)) is different from the memory order (Read(Flag2), Read(Flag1), Write(Flag1) and Write(Flag2))
- SC is violated


SC Violation – Architecture without Caches




- Due to the Write-Buffer, the SC order (Write(Flag1), Read(Flag2), Write(Flag2) and Read(Flag1)) is different from the memory order (Read(Flag2), Read(Flag1), Write(Flag1) and Write(Flag2))
- SC is violated
- Is there another possible memory order in this example?



SC requires that memory operations are executed atomically or instantaneously




- SC requires that memory operations are executed atomically or instantaneously
- Propagating changes to multiple cache copies is inevitably a **non-atomic** operation



SC requires that memory operations are executed atomically or instantaneously


Propagating changes to multiple cache copies is inevitably a non-atomic operation
 Write-Atomicity:



- SC requires that memory operations are executed atomically or instantaneously
- Propagating changes to multiple cache copies is inevitably a **non-atomic** operation

Write-Atomicity:

Write operations must happen immediately; if one core can observe the result of a write operation, then all cores can



- SC requires that memory operations are executed atomically or instantaneously
- Propagating changes to multiple cache copies is inevitably a **non-atomic** operation

Write-Atomicity:

- Write operations must happen immediately; if one core can observe the result of a write operation, then all cores can
- Read operations are delayed until all cache copies have confirmed the receipt of the last write operation.

• What are the implications of $PO \neq EO$?

• What are the implications of $PO \neq EO$?

Back to our introductory example

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;	<u> </u>	b:	B := 2;
C:	C := B;		d:	D := A;

- What are the implications of $PO \neq EO$?
- Back to our introductory example

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;

Considering each thread by itself (what compilers & CPUs do), the instructions a and c or b and d can be swapped, because the result remains the same.

- What are the implications of $PO \neq EO$?
- Back to our introductory example

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;

Considering each thread by itself (what compilers & CPUs do), the instructions a and c or b and d can be swapped, because the result remains the same.

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
C:	C := B;		d:	D := A;
a:	A := 1;		b:	B := 2;

$PO \neq EO$

- What are the implications of $PO \neq EO$?
- Back to our introductory example

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
a:	A := 1;		b:	B := 2;
C:	C := B;		d:	D := A;

Considering each thread by itself (what compilers & CPUs do), the instructions a and c or b and d can be swapped, because the result remains the same.

	Thread 1	(A, B, C, D) = (0, 0, 0, 0)		Thread 2
C:	C := B;		d:	D := A;
a:	A := 1;		b:	B := 2;

Now the result (A, B, C, D) = (1, 2, 0, 0) is possible!

• Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!
- It may be that two events X and Y are seen by one thread in the order X < Y (X before Y), but by another thread in the order Y < X (Y before X).</p>

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!
- It may be that two events X and Y are seen by one thread in the order X < Y (X before Y), but by another thread in the order Y < X (Y before X).
 (Example follows shortly)

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!
- It may be that two events X and Y are seen by one thread in the order X < Y (X before Y), but by another thread in the order Y < X (Y before X).
 (Example follows shortly)
- Violation of temporal relativity!

(cf. "Special Theory of Relativity" by Albert Einstein)

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!
- It may be that two events X and Y are seen by one thread in the order X < Y (X before Y), but by another thread in the order Y < X (Y before X).
 (Example follows shortly)
- Violation of temporal relativity! (cf. "Special Theory of Relativity" by Albert Einstein)
- Violation of causality!

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!
- It may be that two events X and Y are seen by one thread in the order X < Y (X before Y), but by another thread in the order Y < X (Y before X).
 (Example follows shortly)
- Violation of temporal relativity! (cf. "Special Theory of Relativity" by Albert Einstein)
- Violation of causality!
- $\blacksquare \longrightarrow \mathsf{Relaxed} \ \mathsf{Memory} \ \mathsf{Model}$

- Why is the result (A, B, C, D) = (1, 2, 0, 0) bad?
- It contradicts common sense!
- It may be that two events X and Y are seen by one thread in the order X < Y (X before Y), but by another thread in the order Y < X (Y before X).
 (Example follows shortly)
- Violation of temporal relativity! (cf. "Special Theory of Relativity" by Albert Einstein)
- Violation of causality!
- → Relaxed Memory Model . . .
- ... has problems. We will see what those are shortly ...

$$T_1$$
 T_2
 T_3
 T_4

 a: A:=1;
 b: B:= 1;
 c: C := A;
 e: E := A

 d: D := B;
 f: F := B

■ Initially A=B=C=D=E=F=0.

$$T_1$$
 T_2 T_3 T_4 a: A:=1;b: B:= 1;c: C := A;e: E := Ad: D := B;f: F := B

- Initially A=B=C=D=E=F=0.
- a, b, c, d, e, f can be executed in any order.

$$T_1$$
 T_2 T_3 T_4 a: A:=1;b: B:= 1;c: C := A;e: E := Ad: D := B;f: F := B

■ Initially A=B=C=D=E=F=0.

a, b, c, d, e, f can be executed in any order.

• Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0, 0)$

■ Initially A=B=C=D=E=F=0.

a, b, c, d, e, f can be executed in any order.

• Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0)$

$$T_1$$
 T_2 T_3 T_4 a: A:=1;b: B:= 1;c: C := A;e: E := Ad: D := B;f: F := B

- Initially A=B=C=D=E=F=0.
- a, b, c, d, e, f can be executed in any order.
- Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1})$

- Initially A=B=C=D=E=F=0.
- a, b, c, d, e, f can be executed in any order.
- Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1}) \xrightarrow{e} (0, 1, 0, 0, 0, \underline{0}, 1)$

- Initially A=B=C=D=E=F=0.
- a, b, c, d, e, f can be executed in any order.
- Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1}) \xrightarrow{e} (0, 1, 0, 0, 0, \underline{0}, 1) \xrightarrow{a} (\underline{1}, 1, 0, 0, 0, 1)$

■ Initially A=B=C=D=E=F=0.

a, b, c, d, e, f can be executed in any order.

■ Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1}) \xrightarrow{e} (0, 1, 0, 0, 0, \underline{0}, 1) \xrightarrow{a} (\underline{1}, 1, 0, 0, 0, 1) \xrightarrow{c} (1, 1, \underline{1}, 0, 0, 1).$

$$T_1$$
 T_2 T_3 T_4 a: A:=1;b: B:= 1;c: C := A;e: E := Ad: D := B;f: F := B

■ Initially A=B=C=D=E=F=0.

a, b, c, d, e, f can be executed in any order.

■ Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1}) \xrightarrow{e} (0, 1, 0, 0, 0, \underline{0}, 1) \xrightarrow{a} (\underline{1}, 1, 0, 0, 0, 1) \xrightarrow{c} (1, 1, \underline{1}, 0, 0, 1).$

• T_3 sees C=1 and D=0, therefore he concludes that a < b.

$$T_1$$
 T_2 T_3 T_4 a: A:=1;b: B:= 1;c: C := A;e: E := Ad: D := B;f: F := B

■ Initially A=B=C=D=E=F=0.

a, b, c, d, e, f can be executed in any order.

■ Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1}) \xrightarrow{e} (0, 1, 0, 0, 0, \underline{0}, 1) \xrightarrow{a} (\underline{1}, 1, 0, 0, 0, 1) \xrightarrow{c} (1, 1, \underline{1}, 0, 0, 1).$

T₃ sees C=1 and D=0, therefore he concludes that a < b.

■ T₄ sees E=0 and F=1, therefore he concludes that b < a.</p>

$$T_1$$
 T_2 T_3 T_4 a: A:=1;b: B:= 1;c: C := A;e: E := Ad: D := B;f: F := B

■ Initially A=B=C=D=E=F=0.

a, b, c, d, e, f can be executed in any order.

- Order: $(A, B, C, D, E, F) = (0, 0, 0, 0, 0, 0) \xrightarrow{d} (0, 0, 0, 0, 0) \xrightarrow{b} (0, \underline{1}, 0, 0, 0, 0) \xrightarrow{f} (0, 1, 0, 0, 0, \underline{1}) \xrightarrow{e} (0, 1, 0, 0, 0, \underline{0}, 1) \xrightarrow{a} (\underline{1}, 1, 0, 0, 0, 1) \xrightarrow{c} (1, 1, \underline{1}, 0, 0, 1).$
- **T**₃ sees C=1 and D=0, therefore he concludes that a < b.
- T₄ sees E=0 and F=1, therefore he concludes that b < a.</p>
- Main cause: f is executed before e and d before c.

$$\begin{array}{ccc} T_1 & (D, F, X) = & T_2 \\ (0, 0, 0) & & & \\ \hline \\ \text{d: } D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ \text{f: } F := 1; & & & X := D; \end{array}$$

$$\begin{array}{ccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!



$$\begin{array}{ccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

Counterexample: f is executed before d.

$$\begin{array}{ccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

Counterexample: f is executed before d.

• Order:
$$(D, F, X) = (0, 0, 0) \xrightarrow{f} (0, \underline{1}, 0)$$

$$\begin{array}{cccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

Counterexample: f is executed before d.

• Order:
$$(D, F, X) = (0, 0, 0) \xrightarrow{f} (0, \underline{1}, 0) \xrightarrow{if} (0, 1, 0)$$

$$\begin{array}{cccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

Counterexample: f is executed before d.

• Order:
$$(D, F, X) = (0, 0, 0) \xrightarrow{f} (0, \underline{1}, 0) \xrightarrow{if} (0, 1, 0) \xrightarrow{X} (0, 1, \underline{0})$$

$$\begin{array}{ccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

Counterexample: f is executed before d.

• Order:
$$(D, F, X) = (0, 0, 0) \xrightarrow{f} (0, \underline{1}, 0) \xrightarrow{if} (0, 1, 0) \xrightarrow{X} (0, 1, \underline{0}) \xrightarrow{d} (\underline{42}, 1, 0).$$

$$\begin{array}{cccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

- Counterexample: f is executed before d.
- Order: $(D, F, X) = (0, 0, 0) \xrightarrow{f} (0, \underline{1}, 0) \xrightarrow{if} (0, 1, 0) \xrightarrow{X} (0, 1, \underline{0}) \xrightarrow{d} (\underline{42}, 1, 0).$
- **D**ata was not correctly transferred (X = $0 \neq 42 = D$).

$$\begin{array}{cccc} T_1 & (D,F,X) = & T_2 \\ (0,0,0) & & \\ \hline d: & D := 42; & & \text{if: if } F=0 \text{ then goto if;} \\ f: & F := 1; & & & X := D; \end{array}$$

No!

- Counterexample: f is executed before d.
- Order: $(D, F, X) = (0, 0, 0) \xrightarrow{f} (0, \underline{1}, 0) \xrightarrow{if} (0, 1, 0) \xrightarrow{X} (0, 1, \underline{0}) \xrightarrow{d} (\underline{42}, 1, 0).$
- Data was not correctly transferred (X = $0 \neq 42 = D$).
- The simplest form of communication and synchronization does not work in the Relaxed Memory Model!

Release/Acquire Memory Model


How can we integrate the new memory models so that sensible work is possible?

Release/Acquire Memory Model

- How can we integrate the new memory models so that sensible work is possible?
- We need additional hardware tools.

- How can we integrate the new memory models so that sensible work is possible?
- We need additional hardware tools.
- Modern computer architectures offer so-called Memory-Fences (Memory Barriers).

- How can we integrate the new memory models so that sensible work is possible?
- We need additional hardware tools.
- Modern computer architectures offer so-called Memory-Fences (Memory Barriers).
- Moving instructions across Memory-Fences is prohibited.



 Programming languages must offer adequate language features so that Memory-Fences can be utilized.

- Programming languages must offer adequate language features so that Memory-Fences can be utilized.
- **Release** and **Acquire** operations for **atomic variables**.

- Programming languages must offer adequate language features so that Memory-Fences can be utilized.
- **Release** and **Acquire** operations for **atomic variables**.
- Temporal relativity can be ensured for atomic variables, but not for conventional variables.

- Programming languages must offer adequate language features so that Memory-Fences can be utilized.
- **Release** and **Acquire** operations for **atomic variables**.
- Temporal relativity can be ensured for atomic variables, but not for conventional variables.
- Responsible for this: Programmer / Computer Scientist.

- Programming languages must offer adequate language features so that Memory-Fences can be utilized.
- **Release** and **Acquire** operations for **atomic variables**.
- Temporal relativity can be ensured for atomic variables, but not for conventional variables.
- Responsible for this: Programmer / Computer Scientist.

Note: Automatic placement of Memory-Fences is not possible (undecidable problem)! Equivalent to the Halting Problem (There is no program that can automatically detect infinite loops in programs.)

Hardware tools can also ensure SC.

- Hardware tools can also ensure SC.
- Advantages:
 - **1** Programmers do not have to worry.

- Hardware tools can also ensure SC.
- Advantages:
 - 1 Programmers do not have to worry.
 - 2 Programs are easier to write and debug.

- Hardware tools can also ensure SC.
- Advantages:
 - 1 Programmers do not have to worry.
 - 2 Programs are easier to write and debug.
 - 3 The correctness of such programs is easier to prove.

- Hardware tools can also ensure SC.
- Advantages:
 - 1 Programmers do not have to worry.
 - 2 Programs are easier to write and debug.
 - 3 The correctness of such programs is easier to prove.
- Disadvantages:
 - **1** The HW instructions for SC are very expensive (slow).

- Hardware tools can also ensure SC.
- Advantages:
 - 1 Programmers do not have to worry.
 - 2 Programs are easier to write and debug.
 - 3 The correctness of such programs is easier to prove.
- Disadvantages:
 - **1** The HW instructions for SC are very expensive (slow).
 - 2 The performance advantages of modern architectures are not utilized.

The hardware must define memory models (how exactly does instruction scheduling, caching, etc., happen)

- The hardware must define memory models (how exactly does instruction scheduling, caching, etc., happen)
- Programming languages must specify which instruction reorderings the hardware is allowed to perform (interface to HW).

- The hardware must define memory models (how exactly does instruction scheduling, caching, etc., happen)
- Programming languages must specify which instruction reorderings the hardware is allowed to perform (interface to HW).
- Programming languages must describe the interactions between threads that take place over memory, and how shared data can be defined and used (interface to the programmer).

Store: atomic_store(atomic_var, value, memory_order)
 stores value into the atomic variable atomic_var, where the Memory Order is
 specified as: SC, Release, or Relaxed.

Store: atomic_store(atomic_var, value, memory_order) stores value into the atomic variable atomic_var, where the Memory Order is specified as: SC, Release, or Relaxed.

Load: atomic_load(atomic_var, memory_order) returns the value of the atomic variable atomic_var, where the Memory Order is specified as: SC, Acquire, or Relaxed. Store: atomic_store(atomic_var, value, memory_order)
 stores value into the atomic variable atomic_var, where the Memory Order is
 specified as: SC, Release, or Relaxed.

- Load: atomic_load(atomic_var, memory_order) returns the value of the atomic variable atomic_var, where the Memory Order is specified as: SC, Acquire, or Relaxed.
- Exchange: atomic_exchange(atomic_var1, atomic_var2, memory_order)
 exchanges the values of the two atomic variables atomic_var1 and
 atomic_var2, where the Memory Order is specified as: SC, Release_Acquire,
 or Relaxed.

Release-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **before** the Release operation can be moved behind the Release operation.

Release-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **before** the Release operation can be moved behind the Release operation.

Acquire-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **after** the Acquire operation can be moved before the Acquire operation.

Release-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **before** the Release operation can be moved behind the Release operation.

Acquire-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **after** the Acquire operation can be moved before the Acquire operation.

Relaxed-Operation: Sets no Memory Fences.

Release-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **before** the Release operation can be moved behind the Release operation.

Acquire-Operation: Sets a Memory Fence so that no Load and Store operations that stand in program order **after** the Acquire operation can be moved before the Acquire operation.

Relaxed-Operation: Sets no Memory Fences.

The programmer must know what s/he is doing!

	T_1	(D, F, X) = (0, 0, 0)			
d:	D := 42;				
f:	atomic_sto	<pre>re(F,1,Release);</pre>			
	T_2				
if:	• 2	load(F,Acquire)=0	then	goto	if;

$$T_1 \quad (D, F, X) = (0, 0, 0)$$
d: D := 42;
f: atomic_store(F,1,Release);
$$T_2$$
if: if atomic_load(F,Acquire)=0 then goto if;
x: X := D;

Because of the Fence in f, d cannot be moved behind f.

$$T_1 \quad (D, F, X) = (0, 0, 0)$$
d: D := 42;
f: atomic_store(F,1,Release);

$$T_2$$
if: if atomic_load(F,Acquire)=0 then goto if;
x: X := D;

Because of the Fence in f, d cannot be moved behind f.

Because of the Fence in if, x cannot be moved before if.

$$T_1 \quad (D, F, X) = (0, 0, 0)$$
d: D := 42;
f: atomic_store(F,1,Release);

$$T_2$$
if: if atomic_load(F,Acquire)=0 then goto if;
x: X := D;

- Because of the Fence in f, d cannot be moved behind f.
- Because of the Fence in if, x cannot be moved before if.
- Therefore, communication and synchronization work in the RA memory model!

Producer – Consumer (Release-Acquire Version)

$$T_1 \quad (D, F, X) = (0, 0, 0)$$
d: D := 42;
f: atomic_store(F,1,Release);

$$T_2$$
if: if atomic_load(F,Acquire)=0 then goto if;
x: X := D;

- Because of the Fence in f, d cannot be moved behind f.
- Because of the Fence in if, x cannot be moved before if.
- Therefore, communication and synchronization work in the RA memory model!
- Responsible for the correct use of SC, RA, Relaxed: Programmer/Computer Scientist.

Java: first attempt at a memory model was incorrect; from 5.0: SC.

- Java: first attempt at a memory model was incorrect; from 5.0: SC.
- C++: weak memory model (SC, Release-Acquire, Relaxed, ...); from C++11 on.

- Java: first attempt at a memory model was incorrect; from 5.0: SC.
- C++: weak memory model (SC, Release-Acquire, Relaxed, ...); from C++11 on.

C: weak memory model (SC, Release-Acquire, Relaxed, ...); from C11 on. Intel x86/64: SC

Intel x86/64: SC ARM: weak memory model Intel x86/64: SC ARM: weak memory model RISC-V: weak memory model Can the RA memory model guarantee SC?

Can the RA memory model guarantee SC?No!

- Can the RA memory model guarantee SC?
- No!
- RA orders the instructions only (thread-)locally, SC is a global property.

- Can the RA memory model guarantee SC?
- No!
- RA orders the instructions only (thread-)locally, SC is a global property.
- That's why SC is slower than RA.

- Can the RA memory model guarantee SC?
- No!
- RA orders the instructions only (thread-)locally, SC is a global property.
- That's why SC is slower than RA.
- Why do we need Relaxed Memory Order?

- Can the RA memory model guarantee SC?
- No!
- RA orders the instructions only (thread-)locally, SC is a global property.
- That's why SC is slower than RA.
- Why do we need Relaxed Memory Order?
- Sometimes nothing bad can happen; then one can use Relaxed instead of Release or instead of Acquire or even instead of SC.

- Can the RA memory model guarantee SC?
- No!
- RA orders the instructions only (thread-)locally, SC is a global property.
- That's why SC is slower than RA.
- Why do we need Relaxed Memory Order?
- Sometimes nothing bad can happen; then one can use Relaxed instead of Release or instead of Acquire or even instead of SC.
- Relaxed brings **performance gains** over RA.

- Can the RA memory model guarantee SC?
- No!
- RA orders the instructions only (thread-)locally, SC is a global property.
- That's why SC is slower than RA.
- Why do we need Relaxed Memory Order?
- Sometimes nothing bad can happen; then one can use Relaxed instead of Release or instead of Acquire or even instead of SC.
- Relaxed brings **performance gains** over RA.
- (... more on the topic of performance later ...)

• The following examples are intended to show which RA operations can possibly be relaxed.

- The following examples are intended to show which RA operations can possibly be relaxed.
- For simplicity, let's assume all variables starting with A, such as A, A1, A2, ..., are atomic and all other variables are non-atomic.

- The following examples are intended to show which RA operations can possibly be relaxed.
- For simplicity, let's assume all variables starting with A, such as A, A1, A2, ..., are atomic and all other variables are non-atomic.
- There should be no further instructions before and after the given instructions that can be reordered.

	T_1
Z:	Z := 15;
y1:	Y := 11;
a:	<pre>atomic_store(A,1,Release);</pre>
	<i>T</i> ₂
if:	if atomic_load(A,Acquire) \neq 1 then goto if;
y2:	Y := Z;

Initially A = 0

- Initially A = 0
- Can one of the RA be relaxed?

- Initially A = 0
- Can one of the RA be relaxed?
- No!

- Initially A = 0
- Can one of the RA be relaxed?
- No!
- Reason: Z is read in y2 (T_2) but written in z (T_1) .

- Initially A = 0
- Can one of the RA be relaxed?
- No!
- Reason: Z is read in y2 (T_2) but written in z (T_1).
- z therefore cannot be moved behind a, y2 not before if.

- Initially A = 0
- Can one of the RA be relaxed?
- No!
- Reason: Z is read in y2 (T_2) but written in z (T_1).
- z therefore cannot be moved behind a, y2 not before if.
- y1 also cannot be moved behind a, otherwise the value that Y received in y2 could be overwritten.

	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Release);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	<i>T</i> ₂
if:	T_2 if atomic_load(A1,Acquire) $\neq 0$ or
if:	T_2 if atomic_load(A1,Acquire) $\neq 0$ or atomic_load(A2,Acquire) $\neq 1$ then goto if;

	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Release);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	<i>T</i> ₂
if:	if atomic_load(A1,Acquire)≠0 or
	atomic_load(A2,Acquire) $ eq$ 1 then goto if;
X:	X := Y;

Initially A1 = 1, A2 = 0

	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Release);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	<i>T</i> ₂
if:	if atomic_load(A1,Acquire)≠0 or
	atomic_load(A2,Acquire) $ eq$ 1 then goto if;
X:	X := Y;

Initially A1 = 1, A2 = 0

• The if loop is only exited if A1 = 0 and A2 = 1.

	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Release);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	To
	· 2
if:	if atomic_load(A1,Acquire)≠0 or
if:	• 2

Initially A1 = 1, A2 = 0

- The if loop is only exited if A1 = 0 and A2 = 1.
- a1 can be relaxed because the order in which the two stores occur is irrelevant.


	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Release);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	To
	· 2
if:	if atomic_load(A1,Acquire)≠0 or
if:	• 2

- Initially A1 = 1, A2 = 0
- The if loop is only exited if A1 = 0 and A2 = 1.
- al can be relaxed because the order in which the two stores occur is irrelevant.
- a2 cannot be relaxed because the last store in program order needs a Release.


	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Release);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	To
	· 2
if:	if atomic_load(A1,Acquire)≠0 or
if:	• 2

- Initially A1 = 1, A2 = 0
- The if loop is only exited if A1 = 0 and A2 = 1.
- al can be relaxed because the order in which the two stores occur is irrelevant.
- a2 cannot be relaxed because the last store in program order needs a Release.
- Alternatively: relax a2, not a1?

	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0,Relaxed);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	<i>T</i> ₂
if:	· 2
if:	· 2



the second Load can be relaxed; the first cannot ...




the second Load can be relaxed; the first cannot ...


• ... provided the semantics of the programming language guarantees that the condition of an If statement is evaluated from left to right.


	T_1
y:	Y := 42;
a1:	<pre>atomic_store(A1,0, Relaxed);</pre>
a2:	<pre>atomic_store(A2,1,Release);</pre>
	<i>T</i> ₂
if:	if atomic_load(A1,Acquire)≠0 or
if:	<pre>if atomic_load(A1,Acquire)≠0 or atomic_load(A2,Acquire)≠1 then goto if;</pre>

- the second Load can be relaxed; the first cannot ...
- ... provided the semantics of the programming language guarantees that the condition of an If statement is evaluated from left to right.
- Otherwise, a compiler could reorder subexpressions of the Boolean expression arbitrarily.




- the second Load can be relaxed; the first cannot ...
- ... provided that the semantics of the programming language guarantee that the condition of an If statement is evaluated from left to right.
- Otherwise, a compiler could arbitrarily reorder subexpressions of the Boolean expression.







Initial A=0




Initial A=0

• a can be relaxed because Y is not read in T_2 .







• x can be relaxed because if is data-dependent on x and z is data-dependent on x.




- \blacksquare x can be relaxed because if is data-dependent on x and z is data-dependent on x.
- Because of these data dependencies, if and z cannot be moved before x.



- x can be relaxed because if is data-dependent on x and z is data-dependent on x.
- Because of these data dependencies, if and z cannot be moved before x.
- (z may be moved before if.)



- x can be relaxed because if is data-dependent on x and z is data-dependent on x.
- Because of these data dependencies, if and z cannot be moved before x.
- (z may be moved before if.)
- If there are no other reasons against it, A may also be non-atomic



- x can be relaxed because if is data-dependent on x and z is data-dependent on x.
- Because of these data dependencies, if and z cannot be moved before x.
- (z may be moved before if.)
- If there are no other reasons against it, A may also be non-atomic

Memory Models – Spectrum of Common Architectures





adapted from https://preshing.com/20120930/weak-vs-strong-memory-models/

Blocking Wait

AUTOMA

 Disadvantage of the previous type of communication/synchronization: a thread is in a loop until data can be read.

- Disadvantage of the previous type of communication/synchronization: a thread is in a loop until data can be read.
- Wastes unnecessary computing time and energy.

- Disadvantage of the previous type of communication/synchronization: a thread is in a loop until data can be read.
- Wastes unnecessary computing time and energy.
- Alternative: **Blocking Wait**.

Semaphore

Counter, initialized to 1 Two operations:

Lock: Decrease counter by 1.

If counter \geq 0, thread may continue execution. If counter < 0, enqueue thread in a waiting queue & stop execution.

Unlock: Increase counter by 1.

If counter > 0, thread may continue execution.

If counter \leq 0, release 1st thread from waiting queue & start execution.

Race condition!

Semaphore

Counter, initialized to 1 Two operations:

> Lock: Decrease counter by 1. If counter ≥ 0 , thread may continue execution. If counter < 0, enqueue thread in a waiting queue & stop execution.

Unlock: Increase counter by 1.

If counter > 0, thread may continue execution. If counter ≤ 0 , release 1st thread from waiting queue & start execution.

Race condition!

Everything that is **blue** must be executed atomically. Cf. lecture on the topic of "Operating Systems"

Semaphore

Counter, initialized to 1 Two operations:

```
Lock: Decrease counter by 1.
If counter \geq 0, thread may continue execution.
If counter < 0, enqueue thread in a waiting queue & stop execution.
```

Unlock: Increase counter by 1.

If counter > 0, thread may continue execution. If counter ≤ 0 , release 1st thread from waiting queue & start execution.

Race condition!

Everything that is **blue** must be executed atomically.

Cf. lecture on the topic of "Operating Systems"

Memory Fences may be required to prevent code from the Critical Section (between Lock and Unlock) from "wandering out".

Atomicity via HW instructions.

- Atomicity via HW instructions.
- E.g.: **Read-Modify-Write** operations.

- Atomicity via HW instructions.
- E.g.: **Read-Modify-Write** operations.
- Different instructions for different processors.

Disadvantage of Lock/Unlock: Correctness difficult to verify.

- Disadvantage of Lock/Unlock: Correctness difficult to verify.
- Is there an Unlock for every Lock?

- Disadvantage of Lock/Unlock: Correctness difficult to verify.
- Is there an Unlock for every Lock?
- Higher mechanisms in programming languages:

- Disadvantage of Lock/Unlock: Correctness difficult to verify.
- Is there an Unlock for every Lock?
- Higher mechanisms in programming languages: Monitors

- Disadvantage of Lock/Unlock: Correctness difficult to verify.
- Is there an Unlock for every Lock?
- Higher mechanisms in programming languages: Monitors, Synchronized Objects (Java)

- Disadvantage of Lock/Unlock: Correctness difficult to verify.
- Is there an Unlock for every Lock?
- Higher mechanisms in programming languages: Monitors, Synchronized Objects (Java), Protected Objects (Ada), ...

A central (global) Integer variable Z is to be increased by threads by a value.

A central (global) Integer variable Z is to be increased by threads by a value.The "simultaneous" access should be prevented by a semaphore S.

Т

- 1: Lock(S);
- 2: Z_local := Z;
- 3: Z_local := Z_local + ...;
- 4: Z := Z_local;
- 5: Unlock(S);

Т

- 1: Lock(S);
- 2: Z_local := Z;
- 3: Z_local := Z_local + ...;
- 4: Z := Z_local;
- 5: Unlock(S);

Advantages:

Т

- 1: Lock (\overline{S}) ;
- 2: Z_local := Z;
- 3: Z_local := Z_local + ...;
- 4: Z := Z_local;
- 5: Unlock(S);

Advantages:

Easy to understand.

1: Lock(S); 2: Z_local := Z; 3: Z_local := Z_local + ...; 4: Z := Z_local; 5: Unlock(S);

Advantages:

- Easy to understand.
- No waste of computing time and energy.

/ 1: Lock(S); 2: Z_local := Z; 3: Z_local := Z_local + ...; 4: Z := Z_local; 5: Unlock(S);

Advantages:

- Easy to understand.
- No waste of computing time and energy.
- Sequentially consistent.

/ 1: Lock(S); 2: Z_local := Z; 3: Z_local := Z_local + ...; 4: Z := Z_local; 5: Unlock(S);

Advantages:

- Easy to understand.
- No waste of computing time and energy.
- Sequentially consistent.

Disadvantages:

/ 1: Lock(S); 2: Z_local := Z; 3: Z_local := Z_local + ...; 4: Z := Z_local; 5: Unlock(S);

Advantages:

- Easy to understand.
- No waste of computing time and energy.
- Sequentially consistent.

Disadvantages:

 If a thread crashes between Lock and Unlock, no other thread that calls Semaphore-Lock can make progress.

/ 1: Lock(S); 2: Z_local := Z; 3: Z_local := Z_local + ...; 4: Z := Z_local; 5: Unlock(S);

Advantages:

- Easy to understand.
- No waste of computing time and energy.
- Sequentially consistent.

Disadvantages:

- If a thread crashes between Lock and Unlock, no other thread that calls Semaphore-Lock can make progress.
- Thread dispatching (starting and stopping of threads) takes a lot of time.

/ 1: Lock(S); 2: Z_local := Z; 3: Z_local := Z_local + ...; 4: Z := Z_local; 5: Unlock(S);

Advantages:

- Easy to understand.
- No waste of computing time and energy.
- Sequentially consistent.

Disadvantages:

- If a thread crashes between Lock and Unlock, no other thread that calls Semaphore-Lock can make progress.
- Thread dispatching (starting and stopping of threads) takes a lot of time.
- Read-Modify-Write operations are slow.

Non-Blocking Wait

Instead of synchronization via semaphore or similar, direct use of Read-Modify-Write operations.

- Instead of synchronization via semaphore or similar, direct use of Read-Modify-Write operations.
- Optimistic approach.

- Instead of synchronization via semaphore or similar, direct use of Read-Modify-Write operations.
- Optimistic approach.
- $\blacksquare \longrightarrow \mathsf{Non-Blocking} \ \mathsf{Wait}$

Function RMW(V, old_value, new_value)

- Function RMW(V, old_value, new_value)
- returns true, if the atomic variable V still has the old value; V receives the new value simultaneously.

- Function RMW(V, old_value, new_value)
- returns true, if the atomic variable V still has the old value; V receives the new value simultaneously.
- returns false, otherwise. Implicitly old_value is set to new_value.

- 1: Z_local := Z;
 - 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

Advantages:

■ If few threads access the central variable simultaneously, very efficient.

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

- If few threads access the central variable simultaneously, very efficient.
- If a thread crashes, other threads can still make progress.

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

- If few threads access the central variable simultaneously, very efficient.
- If a thread crashes, other threads can still make progress.
- Sequentially consistent and Release/Acquire memory model possible.

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

- If few threads access the central variable simultaneously, very efficient.
- If a thread crashes, other threads can still make progress.
- Sequentially consistent and Release/Acquire memory model possible.

Disadvantages:

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

- If few threads access the central variable simultaneously, very efficient.
- If a thread crashes, other threads can still make progress.
- Sequentially consistent and Release/Acquire memory model possible.

Disadvantages:

Difficult to understand for more complex algorithms.

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

- If few threads access the central variable simultaneously, very efficient.
- If a thread crashes, other threads can still make progress.
- Sequentially consistent and Release/Acquire memory model possible.

Disadvantages:

- Difficult to understand for more complex algorithms.
- Even more difficult to understand for more complex algorithms together with Release/Acquire memory order.

- 1: Z_local := Z;
- 2: if not RMW(Z,Z_local,Z_local + ...) then goto 1;

Advantages:

- If few threads access the central variable simultaneously, very efficient.
- If a thread crashes, other threads can still make progress.
- Sequentially consistent and Release/Acquire memory model possible.

Disadvantages:

- Difficult to understand for more complex algorithms.
- Even more difficult to understand for more complex algorithms together with Release/Acquire memory order.
- suffers from ABA problem (to be explained on the next slides)

The ABA problem

The ABA problem occurs when multiple threads (or processes) accessing shared data interleave.

Here is a sequence of events that illustrates the ABA problem:

1 Process P_1 reads value A from some shared memory location,

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,
- $\mathbf{3}$ P_2 writes value B to the shared memory location

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,
- \mathbf{S} P_2 writes value B to the shared memory location
- 4 P_2 writes value A to the shared memory location

- **1** Process P_1 reads value A from some shared memory location,
- **2** P_1 is preempted, allowing process P_2 to run,
- \mathbf{S} P_2 writes value B to the shared memory location
- 4 P_2 writes value A to the shared memory location
- **5** P_2 is preempted, allowing process P_1 to run,

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,
- \mathbf{S} P_2 writes value B to the shared memory location
- 4 P_2 writes value A to the shared memory location
- 5 P_2 is preempted, allowing process P_1 to run,
- $\overline{0}$ P_1 reads value A from the shared memory location,

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,
- \mathbf{S} P_2 writes value B to the shared memory location
- 4 P_2 writes value A to the shared memory location
- 5 P_2 is preempted, allowing process P_1 to run,
- $\overline{0}$ P_1 reads value A from the shared memory location,
- $7 P_1$ determines that the shared memory value has not changed and continues.

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,
- \mathbf{S} P_2 writes value B to the shared memory location
- 4 P_2 writes value A to the shared memory location
- 5 P_2 is preempted, allowing process P_1 to run,
- $\overline{0}$ P_1 reads value A from the shared memory location,
- 7 P_1 determines that the shared memory value has not changed and continues. Thus an RWM operation may succeed, although it actually should not.

Here is a sequence of events that illustrates the ABA problem:

- **1** Process P_1 reads value A from some shared memory location,
- 2 P_1 is preempted, allowing process P_2 to run,
- \mathbf{S} P_2 writes value B to the shared memory location
- 4 P_2 writes value A to the shared memory location
- 5 P_2 is preempted, allowing process P_1 to run,
- $\overline{0}$ P_1 reads value A from the shared memory location,
- 7 P_1 determines that the shared memory value has not changed and continues. Thus an RWM operation may succeed, although it actually should not.

Although P_1 can continue executing, it is possible that the behavior will not be correct due to the "hidden" modification in shared memory.

Disadvantages:

Disadvantages:

 counter has to be integrated into shared data word (which complicates accessing the actual data or may require modifying pointer values) or

Disadvantages:

- counter has to be integrated into shared data word (which complicates accessing the actual data or may require modifying pointer values) or
- use additional word for the counter (which requires double word or multi word CAS that are not provided by all CPUs)

Load-Link/Store-Conditional (LL/SC) Operation

alternative to CAS operation

Load-Link/Store-Conditional (LL/SC) Operation

- alternative to CAS operation
- equivalent to CAS

- alternative to CAS operation
- equivalent to CAS

LL/SC is sometimes called load-reserved/store-conditional (LR/SC).



Function LL(address) loads value stored at address

- Function LL(address) loads value stored at address
- Function SC(address, value) stores value at address provided that there was no interfering store to address. Returns true if successful, false otherwise.

- Function LL(address) loads value stored at address
- Function SC(address, value) stores value at address provided that there was no interfering store to address. Returns true if successful, false otherwise.

LL: store address at cache line

- Function LL(address) loads value stored at address
- Function SC(address, value) stores value at address provided that there was no interfering store to address. Returns true if successful, false otherwise.
- **LL**: store address at cache line
- any modification to any portion of the cache line (via conditional or ordinary store) cause the store-conditional (SC) to fail

- Function LL(address) loads value stored at address
- Function SC(address, value) stores value at address provided that there was no interfering store to address. Returns true if successful, false otherwise.
- **LL**: store address at cache line
- any modification to any portion of the cache line (via conditional or ordinary store) cause the store-conditional (SC) to fail
- LL/SC operations are supported by DEC Alpha, PowerPC, MIPS, ARM, RISC-V,

Load-Link/Store-Conditional (LL/SC) Operation

Advantages:



Load-Link/Store-Conditional (LL/SC) Operation

Advantages:

insensitive to ABA problem

- insensitive to ABA problem
- instruction set: needs two words instead of three needed by CAS

- insensitive to ABA problem
- instruction set: needs two words instead of three needed by CAS

Disadvantages:

- insensitive to ABA problem
- instruction set: needs two words instead of three needed by CAS

Disadvantages:

sometimes fails if context switch occurs between LL and SC operation

- insensitive to ABA problem
- instruction set: needs two words instead of three needed by CAS

Disadvantages:

- sometimes fails if context switch occurs between LL and SC operation
- sometimes fails if a second LL/SC occurs

- insensitive to ABA problem
- instruction set: needs two words instead of three needed by CAS

Disadvantages:

- sometimes fails if context switch occurs between LL and SC operation
- sometimes fails if a second LL/SC occurs
- no nesting of LL/SC operations

Performance Comparison


Intel x86



- Intel x86
- 1 thread writes to a queue, 1 thread reads from a queue

- Intel x86
- 1 thread writes to a queue, 1 thread reads from a queue
- Non-Blocking more than 100 times faster than Blocking

Performance Gain Intel x86 through SC→AR-Relaxation




Experiment:

- N Threads
- 10M Lock/Unlock operations in a loop, no operation between Lock and Unlock
- 28 Cores, 2-socket system (Intel Xeon E5-2697 v3 @ 2.60 GHz)

from: S. Yang, S. Jeong, B. Min, Y. Kim, B. Burgstaller, J. Blieberger, *Design-space evaluation for non-blocking synchronization in Ada: lock elision of protected objects, concurrent objects, and low-level atomics, Journal of System Architecture, Volume 110, 2020, 101764, ISSN 1383-7621, https://doi.org/10.1016/j.sysarc.2020.101764 .*

Performance Gain ARM v8 through SC → AR-Relaxation



Experiment:

- N Threads
- 10M Lock/Unlock operations in a loop, no operation between Lock and Unlock
- 16 Cores, 4-socket system (AWS Graviton ARM v8)

from: S. Yang, S. Jeong, B. Min, Y. Kim, B. Burgstaller, J. Blieberger, *Design-space evaluation for non-blocking synchronization in Ada: lock elision of protected objects, concurrent objects, and low-level atomics, Journal of System Architecture, Volume 110, 2020, 101764, ISSN 1383-7621, https://doi.org/10.1016/j.sysarc.2020.101764 .*

Summary

Sequentially Consistent Memory Model: corresponds to common sense.

- **Sequentially Consistent Memory Model**: corresponds to common sense.
- Due to various hardware and software optimizations for performance improvement, SC is no longer given.

- **Sequentially Consistent Memory Model**: corresponds to common sense.
- Due to various hardware and software optimizations for performance improvement, SC is no longer given.
- $\blacksquare \Rightarrow$ weak memory model: **Relaxed Memory Model**.

- **Sequentially Consistent Memory Model**: corresponds to common sense.
- Due to various hardware and software optimizations for performance improvement, SC is no longer given.
- \blacksquare \Rightarrow weak memory model: **Relaxed Memory Model**.
- Practical compromise between programmers' intuition and performance: Release/Acquire Memory Model

If performance is not a major concern, prefer Blocking.

- If performance is not a major concern, prefer Blocking.
- If Blocking, prefer higher language features (no semaphores!)

- If performance is not a major concern, prefer Blocking.
- If Blocking, prefer higher language features (no semaphores!)
- If performance is important, initially prefer SC (easier to understand!)

- If performance is not a major concern, prefer Blocking.
- If Blocking, prefer higher language features (no semaphores!)
- If performance is important, initially prefer SC (easier to understand!)
- If SC is too slow, switch to RA (Relaxing very important, but difficult!)

- If performance is not a major concern, prefer Blocking.
- If Blocking, prefer higher language features (no semaphores!)
- If performance is important, initially prefer SC (easier to understand!)
- If SC is too slow, switch to RA (Relaxing very important, but difficult!)
- SC→RA-Relaxation can also bring performance gains for SC-HW!

- If performance is not a major concern, prefer Blocking.
- If Blocking, prefer higher language features (no semaphores!)
- If performance is important, initially prefer SC (easier to understand!)
- If SC is too slow, switch to RA (Relaxing very important, but difficult!)
- SC→RA-Relaxation can also bring performance gains for SC-HW!
- Prefer to use pre-made libraries with data structures or algorithms (already well tested!)

- If performance is not a major concern, prefer Blocking.
- If Blocking, prefer higher language features (no semaphores!)
- If performance is important, initially prefer SC (easier to understand!)
- If SC is too slow, switch to RA (Relaxing very important, but difficult!)
- SC→RA-Relaxation can also bring performance gains for SC-HW!
- Prefer to use pre-made libraries with data structures or algorithms (already well tested!)
- Freely accessible, open-source libraries are better!