

Problem 1)

```

    add x7, x0, x0
Jump1: add x29, x0, x0
    bge blt x7, x5, Jump1
    bge x29, x6, Jump2
Jump2: add x30, x29, x7
    slli x31, x30, 5
    sll x30, 0(x31)
    add x29, x29, 1
    eaddi x29, x29, 1

```

$i < a \rightarrow \text{cont}$   
 $j < b \rightarrow \text{cont}$   
 $// i+j$   
 $// 2^2=4 \quad 2^3=8 \quad 2+3=5$

~~Version 2.0 :)~~

```

    add x7, x0, x0
Jump1: add x29, x0, x0
Jump2: add x30, x29, x7
    slli x31, x30, 5
    sll x30, 0(x31)
    addi x29, x29, 1
    blt x29, x6, Jump2
    addi x7, x7, 1
    blt x7, x5, Jump4

```

$// i=0$   
 $// j=0$   
 $// x_{30} = i \cdot j \quad 2^5 \cdot 2^0 = 2^5 = 32$   
 $// x_{31} = \text{stone}$   
 $// j = j + 1$   
 $// j < b$   
 $// i = i + 1$   
 $// i < a$

Problem 2)

Q1) No. There are no structural hazards because we have separate Instruction and Data-Memories.

Q2) Because the register source (s) and register destination are always located in the same positions of the instruction.



### Problem 3)

1.) Offset: 4 bits  $\Rightarrow 2^4 = 16$  bytes per line

~~$\Rightarrow 16$  words per line~~  
 ~~$\Rightarrow 16 \cdot 8 = 128$  bytes per line~~  
 $\Rightarrow 16$  bytes per line

2.) Index: 5 bits  $2^5 = 32$

$\Rightarrow$  32 lines

### 3.) Cache implementation

2) Data:

$16 \cdot 64 \cdot 8 =$

8192 bits

1 valid bit per line 64 bits  
~~4 offset bits per address~~  
~~5 bits for index population per address~~ +

23 bit per line for tags  $64 \cdot 23 = 1472$  bits

= 1536 bits for cache implementation

~~Data:  $16 \cdot 8 \cdot 16 = 2048$  bits for data~~  
 ~~$64 \cdot 24 = 1536$  bits for tags~~

4.)

byte addresses	line	Hit/Miss	
			0 0 - 16
			1 16 - 32
9	0	Miss	2 32 - 64
12	0	Hit	3 64 - 80
100	6	Miss	4 80 - 96
256	16	Miss	5 96 - 112
1	0	Hit	6 112 - 128
240	16	Hit	7 128 - 1
245	17	Miss	...
268	16	Hit	
12	0	Hit	
2000	61	Miss	
15	0	Hit	
268	16	Hit	

$2000 / 16 = 125$

$125 \text{ mod } 64 =$   
 $125 \rightarrow 61$   
 $126 \rightarrow 62$   
 $127 \rightarrow 63$   
 $128 \rightarrow 0$

5.) Hit ratio:  $\frac{7}{13}$

Problem 4) 16 byte cache line size

Risc 5 : 8 byte per data

⇒ Every second access is a miss

⇒ 512 Misses and 512 Hits

Double line size: ⇒ Every fourth access is a miss

⇒ 256 Misses and 768 Hits

Problem 5)

Q<sub>1</sub>: CPI, instruction count, cycle time

Q<sub>2</sub>: When we have to load a page from the disk ~~it is slow~~

Q<sub>3</sub>: We use the TLB to ~~access~~ <sup>get</sup> frequently or recently used data faster. Temporal locality!