

# Hardware Modelling

## Design Flow:

SVD - CFT - PPP - MTC  
 Strategy Implementation Validation


5% - 80% - 15% → 5% - 25% - 70%

Structural Development: Systematic Approach, Hierarchical Structure

design: top-down ↓

verification: bottom-up ↑ (implementation)

Design Challenges: asynchronous inputs → synchronizer



debouncer → multiple inputs

metastability, switches for direction, reset button

clk generation:

PLL: Phase Locked Loops

Delay causes: change of flow current (Wechselstrom)

pulse shape: threshold voltage, load capacitance

WDL: pure (inertial) delay || pulse width degradation || single history delay channels || innovation <sup>IDM</sup>

implementation

State Machine Design for temporal order, Moore Machines

1 process method: @ rising\_clk\_edge  
 2/3 process method: sync + async Process

## Design Entry

Reusability → reduces implementation/verification effort

→ fine partitioning, good documentation, use of packages, components, generics

→ templates, packages

Records: adding ports, registers, tracking signals during debug

Reset

## Synthesis

physically awareness, timing analysis, constraints, optimization, attributes,

path = cal + instrument delay  
 possible delays  
 specify properties  
 fulfill constraints, power  
 timing adapted during routing

## Verification

validation, functional verification, formal verification

code coverage, design for testability (LTL)

proof SAT