



# Informatics



## Computersysteme

### Architecture

---

Markus Bader

11.03.2024


# RISC-V Architecture Introduction









---

DDCA Ch6 - Part 1: Architecture Introduction <https://www.youtube.com/watch?v=uYmEYx5UeHo>

## Chapter 6 :: Topics


- Introduction
- Assembly Language
- Programming
- Machine Language
- Addressing Modes
- Lights, Camera, Action: Compiling, Assembly, & Loading
- Odds & Ends



Application Software	<code>&gt;"hello world!"</code>
Operating Systems	
Architecture	
Micro-architecture	
Logic	
Digital Circuits	
Analog Circuits	
Devices	
Physics	

# Introduction

- Jumping up a few levels of abstraction
- **Architecture:** programmer's view of computer
- Defined by instructions & operand locations
- **Microarchitecture:** how to implement an architecture in hardware (covered in Chapter 7)



# Assembly Language

- **Instructions:** commands in a computer's language
  - **Assembly language:** human-readable format of instructions
  - **Machine language:** computer-readable format (1's and 0's)
- RISC-V architecture:
  - Developed by Krste Asanovic, David Patterson and their colleagues at UC Berkeley in 2010.
  - First widely accepted open-source computer architecture

Once you've learned one architecture, it's easier to learn others

## Kriste Asanovic

- Professor of Computer Science at the University of California, Berkeley
- Developed RISC-V during one summer
- Chairman of the Board of the RISC-V Foundation
- Co-Founder of SiFive, a company that commercializes and develops supporting tools for RISC-V



## Kriste Asanovic

- Co-founded SiFive with Krste Asanovic
- Weary of existing instruction set architectures (ISAs), he co-designed the RISC-V architecture and the first RISC-V cores
- Earned his PhD in computer science from UC Berkeley in 2016



## David Patterson

- Professor of Computer Science at the University of California, Berkeley since 1976
- Coinvented the Reduced Instruction Set Computer (RISC) with John Hennessy in the 1980's
- Founding member of RISC-V team.
- Was given the Turing Award (with John Hennessy) for pioneering a quantitative approach to the design and evaluation of computer architectures.





## John Hennessy

- President of Stanford University from 2000 - 2016.
- Professor of Electrical Engineering and Computer Science at Stanford since 1977
- Coinvented the Reduced Instruction Set Computer (RISC) with David Patterson in the 1980's
- Was given the Turing Award (with David Patterson) for pioneering a quantitative approach to the design and evaluation of computer architectures.



# Architecture Design Principles


Underlying design principles, as articulated by Hennessy and Patterson:

- 1. Simplicity favors regularity**
- 2. Make the common case fast**
- 3. Smaller is faster**
- 4. Good design demands good compromises**

# Instructions

---

DDCA Ch6 - Part 2: Instructions <https://www.youtube.com/watch?v=6a21EM5AXvs>



## Instructions: Addition

### C Code

```
a = b + c;
```

### RISC-V assembly code

```
add a, b, c
```

- **add** mnemonic indicates operation to perform
- **b, c** source operands (on which the operation is performed)
- **a** destination operand (to which the result is written)

## Instructions: Subtraction

### C Code

```
a = b - c;
```

### RISC-V assembly code

```
sub a, b, c
```

- **sub** mnemonic indicates operation to perform
- **b, c** source operands (on which the operation is performed)
- **a** destination operand (to which the result is written)

## Design Principle 1

### **Simplicity favors regularity**

- Consistent instruction format
- Same number of operands (two sources and one destination)
- Easier to encode and handle in hardware

## Multiple Instructions

### C Code

```
a = b + c - d;
```

### RISC-V assembly code

```
add t, b, c # t = b + c  
sub a, t, d # a = t - d
```



## Design Principle 2

### Make the common case fast

- RISC-V includes only simple, commonly used instructions
- Hardware to decode and execute instructions can be simple, small, and fast
- More complex instructions (that are less common) performed using multiple simple instructions
- RISC-V is a ***reduced instruction set computer*** (RISC), with a small number of simple instructions
- Other architectures, such as Intel's x86, are ***complex instruction set computers*** (CISC)

# Operands

---

DDCA Ch6 - Part 3: Operands <https://www.youtube.com/watch?v=21fFcoQr6rg>

# Operands

- **Operand location:** physical location in computer
  - Registers
  - Memory
  - Constants (also called immediates)

## Operands: Registers

- RISC-V has 32 32-bit registers
- Registers are faster than memory
- RISC-V called “32-bit architecture” because it operates on 32-bit data

## Design Principle 3

### **Smaller is Faster**

- RISC-V includes only a small number of registers

## RISC-V Register Set

Name	Register Number	Usage
<b>zero</b>	x0	Constant value 0
<b>ra</b>	x1	Return address
<b>sp</b>	x2	Stack pointer
<b>gp</b>	x3	Global pointer
<b>tp</b>	x4	Thread pointer
<b>t0-2</b>	x5-7	Temporaries
<b>s0/fp</b>	x8	Saved register / Frame pointer
<b>s1</b>	x9	Saved register
<b>a0-1</b>	x10-11	Function arguments / return values
<b>a2-7</b>	x12-17	Function arguments
<b>s2-11</b>	x18-27	Saved registers
<b>t3-6</b>	x28-31	Temporaries

## Operands: Registers

- **Registers:**

- Can use either name (i.e., `ra`, `zero`) or `x0`, `x1`, etc.
- Using name is preferred

- Registers used for specific purposes:

- `zero` always holds the **constant value 0**.
- the **saved registers**, `s0–s11`, used to hold variables
- the **temporary registers**, `t0–t6`, used to hold intermediate values during a larger computation
- Discuss others later

# Instructions with Registers

## C Code

```
a = b + c;
```

## RISC-V assembly code

```
# s0 = a, s1 = b, s2 = c  
add s0, s1, s2
```

# indicates a single-line comment



## Instructions with Constants

### C Code

```
a = b + 6;
```

### RISC-V assembly code

```
# s0 = a, s1 = b  
addi s0, s1, 6
```

**addi** mnemonic indicates operation to perform

Adds a constant to the source register

- constant (immediates) with 12 bit
- sign extended

# Memory Operands

---

DDCA Ch6 - Part 4: Memory <https://www.youtube.com/watch?v=wFhbmPuykWQ>

## Operands: Memory

- Too much data to fit in only 32 registers
- Store more data in memory
- Memory is large, but slow
- Commonly used variables kept in registers

# Memory


- First, we'll discuss **word-addressable** memory
- Then we'll discuss **byte-addressable** memory

RISC-V is **byte-addressable**

# Word-Addressable Memory

RISC-V uses **byte-addressable** memory, which we'll talk about next.

- Each 32-bit data word has a unique address



# Reading Word-Addressable Memory

RISC-V uses **byte-addressable** memory, which we'll talk about next.

- Memory read called **load**
- **Mnemonic:** load word (`lw`)
- **Format:**  
`lw t1, 5(s0)`  
`lw destination, offset(base)`
- **Address calculation:**
  - add base address (`s0`) to the offset (`5`)
  - $\text{address} = (s0 + 5)$
- **Result:**
  - `t1` holds the data value at address  $(s0 + 5)$
- **Any register** may be used as base address

**Example:** read a word of data at memory address 1 into `s3`

- Assembly code
- Result

Word Address	Data	Word Number
⋮	⋮	⋮
00000004	C D 1 9 A 6 5 B	<b>Word 4</b>
00000003	4 0 F 3 0 7 8 8	<b>Word 3</b>
00000002	0 1 E E 2 8 4 2	<b>Word 2</b>
00000001	<b>F 2 F 1 A C 0 7</b>	<b>Word 1</b>
00000000	A B C D E F 7 8	<b>Word 0</b>

# Reading Word-Addressable Memory

RISC-V uses **byte-addressable** memory, which we'll talk about next.

- Memory read called **load**
- **Mnemonic:** load word (`lw`)
- **Format:**  
`lw t1, 5(s0)`  
`lw destination, offset(base)`
- **Address calculation:**
  - add base address (`s0`) to the offset (`5`)
  - $\text{address} = (s0 + 5)$
- **Result:**
  - `t1` holds the data value at address  $(s0 + 5)$
- **Any register** may be used as base address

**Example:** read a word of data at memory address 1 into `s3`

- Assembly code  
`# read memory word 1 into s3`  
`lw s3, 1(zero)`
- Result  
`s3 = 0xF2F1AC07` after load

Word Address	Data	Word Number
⋮	⋮	⋮
00000004	C D 1 9 A 6 5 B	<b>Word 4</b>
00000003	4 0 F 3 0 7 8 8	<b>Word 3</b>
00000002	0 1 E E 2 8 4 2	<b>Word 2</b>
00000001	<b>F 2 F 1 A C 0 7</b>	<b>Word 1</b>
00000000	A B C D E F 7 8	<b>Word 0</b>

# Writing Word-Addressable Memory

RISC-V uses **byte-addressable** memory, which we'll talk about next.

- Memory write is called a **store**
- **Mnemonic:** store word (`sw`)

- **Format:**

```
# write the value in t4 to memory word 3
sw t4, 0x3(zero)
```

- **Address calculation:**

- add base the address (`zero`) to the offset (`0x3`)
- Offset can be written in **decimal** (default) or **hexadecimal**

- **Result:**

- for example, if `t4` holds the value `0xFEEDCABB`

Word Address	Data					Word Number
⋮	⋮	⋮	⋮	⋮	⋮	
00000004	C D	1 9	A 6	5 B	<b>Word 4</b>	
00000003	4 0	F 3	0 7	8 8	<b>Word 3</b>	
00000002	0 1	E E	2 8	4 2	<b>Word 2</b>	
00000001	F 2	F 1	A C	0 7	<b>Word 1</b>	
00000000	A B	C D	E F	7 8	<b>Word 0</b>	

- **Any register** may be used as base address



# Writing Word-Addressable Memory

RISC-V uses **byte-addressable** memory, which we'll talk about next.

- Memory write is called a **store**
- **Mnemonic:** store word (`sw`)
- **Format:**  
`# write the value in t4 to memory word 3`  
`sw t4, 0x3(zero)`

## Address calculation:


- add base the address (`zero`) to the offset (`0x3`)
- Offset can be written in **decimal** (default) or **hexadecimal**
- **Result:**
  - for example, if `t4` holds the value `0xFEEDCABB`
  - then after this instruction completes, word 3 in memory will contain that value

- **Any register** may be used as base address

Word Address	Data	Word Number
⋮	⋮	⋮
00000004	C D 1 9 A 6 5 B	<b>Word 4</b>
00000003	<b>F E E D C A B B</b>	<b>Word 3</b>
00000002	0 1 E E 2 8 4 2	<b>Word 2</b>
00000001	F 2 F 1 A C 0 7	<b>Word 1</b>
00000000	A B C D E F 7 8	<b>Word 0</b>

# Byte-Addressable Memory

- Each data byte has a unique address
- Load/store words or single bytes: load byte (lb) and store byte (sb)
- 32-bit word = 4 bytes, so word address **increments by 4**



## Reading Byte-Addressable Memory


- The address of a memory word must now be multiplied by 4. For example,
  - the address of memory word 2 is
$$2 \times 4 = 8$$
  - the address of memory word 10 is
$$10 \times 4 = 40 \text{ (0x28)}$$

RISC-V is **byte-addressed**, not  
word-addressed

# Reading Byte-Addressable Memory

- **Example:** Load a word of data at memory address 8 into `s3`.
- `s3` holds the value `0x1EE2842` after load
- RISC-V assembly code

```
lw s3, 8(zero) # read word at address 8 into s3
```




# Writing Byte-Addressable Memory

- **Example:** store the value held in `t7` into memory address `0x10` (16)
- if `t7` holds the value `0xAABBCCDD`, then after the `sw` completes, word 4 (at address `0x10`) in memory will contain that value

- **RISC-V assembly code**

```
sw t7, 0x10(zero) # write t7 into address 16
```



# Generating 12-Bit Constants

---

DDCA Ch6 - Part 5: Generating Constants <https://www.youtube.com/watch?v=VDrOoVTGhTc&t>

## Generating 12-Bit Constants (1/3)

### C Code

```
// int is a 32-bit signed word
int a = -372;
int b = a + 6;
```

### RISC-V assembly code

```
# s0 = a, s1 = b
addi s0, zero, -372
addi s1, s0, 6
```

- 12-bit signed constants (immediates) using `addi`
- Immediates are **sign-extended** from 12 to 32 bits
  - $+21_{10} \rightarrow 0000\ 0001\ 0101_2 \rightarrow 00000000\ 00000000\ 00000000\ 00010101_2$
  - $-21_{10} \rightarrow 1111\ 1110\ 1011_2 \rightarrow 11111111\ 11111111\ 11111111\ 11101011_2$
- Any immediate that needs **more than 12 bits cannot use this method.**

## Generating 32-bit Constants (2/3)

### C Code

```
int a = 0xFEDC8765;
```

### RISC-V assembly code

```
# s0 = a  
lui  s0, 0xFEDC8  
addi s0, s0, 0x765
```

- Use load upper immediate (`lui`) and `addi`
- `lui`: puts an immediate in the upper 20 bits of destination register and 0's in lower 12 bits
- Remember that `addi` **sign-extends** its 12-bit immediate



## Generating 32-bit Constants (3/3) – Bit 11 !!

### C Code

```
int a = 0xFEDC8EAB;
```

### RISC-V assembly code

```
# s0 = 0xFEDC9000  
lui s0, 0xFEDC9
```

```
# s0 = 0xFEDC9000 + 0xFFFFFEAB  
#      = 0xFEDC8EAB  
addi s0, s0, -341
```

- **Note:**

- 0xEAB == -341 because we are using a 2's complement representation
- 0xEAB != 3755 because the bit 11 is used as sign 1 → **-341**

- Immediates are **sign-extended** from 12 to 32 bits

- 0xEAB → 1110 1010 1011 → 1111 1111 1111 1111 1111 1110 1010 1011

- If **bit 11** of 32-bit constant is **1**, increment upper 20 bits by **1** in `lui`

# Logical / Shift Instructions

---

DDCA Ch6 - Part 6: Logical & Shift Instructions <https://www.youtube.com/watch?v=TTK-RGTCYqE>

# Programming

- **High-level languages:**
  - e.g., C, Java, Python
  - Written at higher level of abstraction
- **High-level constructs:**
  - loops, conditional statements, arrays, function calls
- **First, introduce instructions that support these:**
  - Logical operations
  - Shift instructions
  - Multiplication & division
  - Branches & Jumps

## Ada Lovelace, 1815-1852

- Wrote the first computer program
- Her program calculated the Bernoulli numbers on Charles Babbage's Analytical Engine
- She was the daughter of the poet Lord Byron



## Logical Instructions

### **and, or, xor**

- **and**: useful for masking bits

- Masking all but the least significant byte of a value:

`0xF234012F AND 0x000000FF = 0x0000002F`

- **or**: useful for combining bit fields

- Combine `0xF2340000` with `0x000012BC`:

`0xF2340000 OR 0x000012BC = 0xF23412BC`

- **xor**: useful for inverting bits:

`A XOR -1 = NOT A` (remember that `-1 = 0xFFFFFFFF`)

## Logical Instructions: Example 1

### Source Registers

<b>s1</b>	0100 0110	1010 0001	1111 0001	1011 0111
<b>s2</b>	1111 1111	1111 1111	0000 0000	0000 0000

### Assembly Code

and s3, s1, s2

or s4, s1, s2


xor s5, s1, s2

### Result

<b>s3</b>	0100 0110	1010 0001	0000 0000	0000 0000
<b>s4</b>	1111 1111	1111 1111	1111 0001	1011 0111
<b>s5</b>	1011 1001	0101 1110	1111 0001	1011 0111

## Logical Instructions: Example 2

- -1484 = **0xA34** in 12-bit 2's complement representation.



## Shift Instructions

Shift amount is in (lower 5 bits of) a register

- `sll`: shift left logical

- Example:

- ```
sll t0, t1, t2 # t0 = t1 << t2
```

- `srl`: shift right logical

- Example:

- ```
srl t0, t1, t2 # t0 = t1 >> t2
```

- `sra`: shift right arithmetic

- Example:

- ```
sra t0, t1, t2 # t0 = t1 >>> t2
```



## Immediate Shift Instructions

Shift amount is an immediate between 0 to 31

- `slli`: shift left logical immediate

- Example:

```
slli t0, t1, 23 # t0 = t1 << 23
```

- `srl`: shift right logical immediate

- Example:

```
srl t0, t1, 18 # t0 = t1 >> 18
```

- `srai`: shift right arithmetic immediate

- Example:

```
srai t0, t1, 5 # t0 = t1 >>> 5
```

# Multiplication and Division

---

DDCA Ch6 - Part 7: Multiplication & Division Instructions <https://www.youtube.com/watch?v=UDyVGVzdBuQ>

# Multiplication

## 32 × 32 multiplication → 64 bit result

- `mul s3, s1, s2`
  - `s3` = lower 32 bits of result
- `mulh s4, s1, s2`
  - `s4` = upper 32 bits of result, treats operands as signed
- `{s4, s3} = s1 x s2`

## Example:

`s1 = 0x40000000 = 230; s2 = 0x80000000 = -231`

`s1 x s2 = -261 = 0xE0000000 00000000`

`s4 = 0xE0000000; s3 = 0x00000000`

## Division

- 32-bit division → 32-bit quotient & remainder

```
div  s3, s1, s2  # s3 = s1/s2
```

```
rem  s4, s1, s2  # s4 = s1%s2
```

### Example:

```
s1 = 0x00000011 = 17; s2 = 0x00000003 = 3
```

```
s1 / s2 = 5
```

```
s1 % s2 = 2
```

```
s3 = 0x00000005; s4 = 0x00000002
```

# Branches & Jumps

---

DDCA Ch6 - Part 8: Branches & Jumps <https://www.youtube.com/watch?v=8v-XAmqIZCo>

# Branching

- Execute instructions out of sequence
- Types of branches:
  - **Conditional**
    - branch if equal (`beq`)
    - branch if not equal (`bne`)
    - branch if less than (`blt`)
    - branch if greater than or equal (`bge`)
  - **Unconditional**
    - jump (`j`)
    - jump register (`jr`)
    - jump and link (`jal`)
    - jump and link register (`jalr`)



**We'll talk about these when  
discuss function calls**

## Conditional Branching

### # RISC-V assembly

```
addi s0, zero, 4      # s0 = 0 + 4 = 4
addi s1, zero, 1      # s1 = 0 + 1 = 1
slli s1, s1, 2        # s1 = 1 << 2 = 4
beq  s0, s1, target  # branch is taken
addi s1, s1, 1        # not executed
sub  s1, s1, s0       # not executed

target:                # label
add  s1, s1, s0       # s1 = 4 + 4 = 8
```

**Labels** indicate instruction location.

- They can't be reserved words and must be followed by a colon (:)

## Conditional Branching

### # RISC-V assembly

```
addi s0, zero, 4      # s0 = 0 + 4 = 4
addi s1, zero, 1      # s1 = 0 + 1 = 1
slli s1, s1, 2        # s1 = 1 << 2 = 4
bne  s0, s1, target  # branch not taken
addi s1, s1, 1        # s1 = 4 + 1 = 5
sub  s1, s1, s0       # s1 = 5 - 4 = 1

target:                # label
add  s1, s1, s0       # s1 = 1 + 4 = 5
```

The code after the label is executed as well!



# Conditional Branching

## # RISC-V assembly

```
j            target          # jump to target
srai        s1, s1, 2        # not executed
addi        s1, s1, 1        # not executed
sub         s1, s1, s0       # not executed

target:
add         s1, s1, s0       # s1 = 1 + 4 = 5
```

# Conditional Statements & Loops

---

DDCA Ch6 - Part 9: Conditional Statements & Loops <https://www.youtube.com/watch?v=2txp2sSevW8&t>

# Conditional Statements & Loops

- Conditional Statements
  - `if` statements
  - `if/else` statements
- Loops
  - `while` loops
  - `for` loops

# If Statement

## C Code

```
if (i == j)
    f = g + h;
```

```
f = f - i;
```

## RISC-V assembly code

```
# s0 = f, s1 = g, s2 = h
# s3 = i, s4 = j
    bne s3, s4, L1
    add s0, s1, s2
```

```
L1:
    sub s0, s0, s3
```

Assembly tests opposite case ( $i \neq j$ ) of high-level code ( $i == j$ )

# If/Else Statement

## C Code

```
if (i == j)
    f = g + h;

else
    f = f - i;
```

## RISC-V assembly code

```
# s0 = f, s1 = g, s2 = h
# s3 = i, s4 = j
    bne s3, s4, L1
    add s0, s1, s2
    j    done

L1:
    sub s0, s0, s3

done:
```

# While Loops

## C Code

```
// determines the power
// of x such that 2^x = 128
int pow = 1;
int x    = 0;

while (pow != 128) {
    pow = pow * 2;
    x = x + 1;
}
```

## RISC-V assembly code

```
# s0 = pow, s1 = x

addi s0, zero, 1
add  s1, zero, zero
addi t0, zero, 128

while:
    beq  s0, t0, done
    slli s0, s0, 1
    addi s1, s1, 1
    j    while

done:
```

Assembly tests opposite case (`pow == 128`) of high-level code ( `pow != 128` )

# For Loops

Syntax:

```
for (initialization; condition; loop operation)
    statement
```

- **initialization:**  
executes before the loop begins
- **condition:**  
is tested at the beginning of each iteration
- **loop operation:**  
executes at the end of each iteration
- **statement:**  
executes each time the condition is met

# For Loops

## C Code

```
// add the numbers from 0 to 9
int sum = 0;
int i;

for (i=0; i!=10; i = i+1) {
    sum = sum + i;
}
```

## RISC-V assembly code

```
# s0 = i, s1 = sum
    addi s1, zero, 0
    add  s0, zero, zero
    addi t0, zero, 10

for:
    beq  s0, t0, done
    add  s1, s1, s0
    addi s0, s0, 1
    j    for

done:
```



## Less Than Comparison

### C Code

```
// add the powers of 2 from 1
// to 100
int sum = 0;
int i;

for (i=1; i < 101; i = i*2) {
    sum = sum + i;
}
```

### RISC-V assembly code

```
# s0 = i, s1 = sum
        addi  s1, zero, 0
        addi  s0, zero, 1
        addi  t0, zero, 101

loop:
        bge   s0, t0, done
        add   s1, s1, s0
        slli  s0, s0, 1
        j    loop

done:
```

## Less Than Comparison: Version 2

### C Code

```
// add the powers of 2 from 1
// to 100
int sum = 0;
int i;

for (i=1; i < 101; i = i*2) {
    sum = sum + i;
}
```

#### slt: set if less than instruction

```
slt t2, s0, t0 # if s0 < t0, t2 = 1
                # otherwise t2 = 0
```

### RISC-V assembly code

```
# s0 = i, s1 = sum
    addi s1, zero, 0
    addi s0, zero, 1
    addi t0, zero, 101

loop:
    slt   t2, s0, t0
    beq  t2, zero, done
    add   s1, s1, s0
    slli s0, s0, 1
    j     loop

done:
```

# Arrays

---

DDCA Ch6 - Part 10: Arrays

- <https://www.youtube.com/watch?v=y76IIRRNARg>
- [https://www.youtube.com/watch?v=XQDKFIPE\\_mo](https://www.youtube.com/watch?v=XQDKFIPE_mo) (Accessing Arrays of Characters)

# Arrays

- Access large amounts of similar data
- **Index:** access each element
- **Size:** number of elements

# Arrays

- 5-element array
- **Base address** = 0x123B4780 (address of first element, `array[0]`)
- First step in accessing an array: load base address into a register

| Address  | Data     |
|----------|----------|
| 123B4790 | array[4] |
| 123B478C | array[3] |
| 123B4788 | array[2] |
| 123B4784 | array[1] |
| 123B4780 | array[0] |

**Main Memory**

## C Code

```
int array[5];
array[0] = array[0] * 2;
array[1] = array[1] * 2;
```

## # RISC-V assembly code

```
# s0 = array base address
lui    s0, 0x123B4           # 0x123B4 in upper 20 bits of s0
addi   s0, s0, 0x780        # s0 = 0x123B4780

lw     t1, 0(s0)           # t1 = array[0]
slli   t1, t1, 1           # t1 = t1 * 2
sw     t1, 0(s0)          # array[0] = t1

lw     t1, 4(s0)          # t1 = array[1]
slli   t1, t1, 1           # t1 = t1 * 2
sw     t1, 4(s0)          # array[1] = t1
```

| Address  | Data     |
|----------|----------|
| 123B4790 | array[4] |
| 123B478C | array[3] |
| 123B4788 | array[2] |
| 123B4784 | array[1] |
| 123B4780 | array[0] |

Main Memory

# Accessing Arrays Using For Loops

## C Code

```
int array[1000];
int i;
for (i=0; i < 1000; i = i + 1)
    array[i] = array[i] * 8;
```

## # RISC-V assembly code

```
# s0 = array base address, s1 = I
# initialization code
lui  s0, 0x23B8F          # s0 = 0x23B8F000
ori  s0, s0, 0x400       # s0 = 0x23B8F400
addi s1, zero, 0        # i = 0
addi t2, zero, 1000     # t2 = 1000

loop:
    bge s1, t2, done     # if not then done
    slli t0, s1, 2       # t0 = i * 4 (byte offset)
    add t0, t0, s0       # address of array[i]
    lw  t1, 0(t0)        # t1 = array[i]
    slli t1, t1, 3       # t1 = array[i] * 8
    sw  t1, 0(t0)        # array[i] = array[i] * 8
    addi s1, s1, 1      # i = i + 1
    j   loop            # repeat
done:
```

## Accessing Arrays Using For Loops (Optimized)

### C Code

```
int array[1000];
int i;
for (i=0; i < 1000; i = i + 1)
    array[i] = array[i] * 8;
```

### # RISC-V assembly code

```
# s0 = array base address, s1 = i
# initialization code
lui  s0, 0x23B8F          # s0 = 0x23B8F000
ori  s0, s0, 0x400       # s0 = 0x23B8F400
addi s1, zero, 0        # i = 0
addi t2, zero, 4000     # t2 = 4000

loop:
    bge s1, t2, done    # if not then done

    addi s1, s1, 4      # address of array[i]
    lw  t1, 0(s1)      # t1 = array[i]
    slli t1, t1, 3     # t1 = array[i] * 8
    sw  t1, 0(s1)      # array[i] = array[i] * 8

    j   loop           # repeat
done:
```



# ASCII Code

- **ASCII:** American Standard Code for Information Interchange
- Each text character has unique byte value
  - For example,  $S = 0x53$ ,  $a = 0x61$ ,  $A = 0x41$
  - Lower-case and upper-case differ by  $0x20$  (32)

| #  | Char  | #  | Char | #  | Char | #  | Char | #  | Char | #  | Char |
|----|-------|----|------|----|------|----|------|----|------|----|------|
| 20 | space | 30 | 0    | 40 | @    | 50 | P    | 60 | `    | 70 | p    |
| 21 | !     | 31 | 1    | 41 | A    | 51 | Q    | 61 | a    | 71 | q    |
| 22 | "     | 32 | 2    | 42 | B    | 52 | R    | 62 | b    | 72 | r    |
| 23 | #     | 33 | 3    | 43 | C    | 53 | S    | 63 | c    | 73 | s    |
| 24 | \$    | 34 | 4    | 44 | D    | 54 | T    | 64 | d    | 74 | t    |
| 25 | %     | 35 | 5    | 45 | E    | 55 | U    | 65 | e    | 75 | u    |
| 26 | &     | 36 | 6    | 46 | F    | 56 | V    | 66 | f    | 76 | v    |
| 27 | '     | 37 | 7    | 47 | G    | 57 | W    | 67 | g    | 77 | w    |
| 28 | (     | 38 | 8    | 48 | H    | 58 | X    | 68 | h    | 78 | x    |
| 29 | )     | 39 | 9    | 49 | I    | 59 | Y    | 69 | i    | 79 | y    |
| 2A | *     | 3A | :    | 4A | J    | 5A | Z    | 6A | j    | 7A | z    |
| 2B | +     | 3B | ;    | 4B | K    | 5B | [    | 6B | k    | 7B | {    |
| 2C | ,     | 3C | <    | 4C | L    | 5C | \    | 6C | l    | 7C |      |
| 2D | -     | 3D | =    | 4D | M    | 5D | ]    | 6D | m    | 7D | }    |
| 2E | .     | 3E | >    | 4E | N    | 5E | ^    | 6E | n    | 7E | ~    |
| 2F | /     | 3F | ?    | 4F | O    | 5F | _    | 6F | o    |    |      |

| #  | Char  | #  | Char | #  | Char | #  | Char | #  | Char | #  | Char |
|----|-------|----|------|----|------|----|------|----|------|----|------|
| 20 | space | 30 | 0    | 40 | @    | 50 | P    | 60 | `    | 70 | p    |
| 21 | !     | 31 | 1    | 41 | A    | 51 | Q    | 61 | a    | 71 | q    |
| 22 | “     | 32 | 2    | 42 | B    | 52 | R    | 62 | b    | 72 | r    |
| 23 | #     | 33 | 3    | 43 | C    | 53 | S    | 63 | c    | 73 | s    |
| 24 | \$    | 34 | 4    | 44 | D    | 54 | T    | 64 | d    | 74 | t    |
| 25 | %     | 35 | 5    | 45 | E    | 55 | U    | 65 | e    | 75 | u    |
| 26 | &     | 36 | 6    | 46 | F    | 56 | V    | 66 | f    | 76 | v    |
| 27 | '     | 37 | 7    | 47 | G    | 57 | W    | 67 | g    | 77 | w    |
| 28 | (     | 38 | 8    | 48 | H    | 58 | X    | 68 | h    | 78 | x    |
| 29 | )     | 39 | 9    | 49 | I    | 59 | Y    | 69 | i    | 79 | y    |
| 2A | *     | 3A | :    | 4A | J    | 5A | Z    | 6A | j    | 7A | z    |
| 2B | +     | 3B | ;    | 4B | K    | 5B | [    | 6B | k    | 7B | {    |
| 2C | ,     | 3C | <    | 4C | L    | 5C | \    | 6C | l    | 7C |      |
| 2D | -     | 3D | =    | 4D | M    | 5D | ]    | 6D | m    | 7D | }    |
| 2E | .     | 3E | >    | 4E | N    | 5E | ^    | 6E | n    | 7E | ~    |
| 2F | /     | 3F | ?    | 4F | O    | 5F | _    | 6F | o    |    |      |

## Accessing Arrays of Characters

### // C Code

```
char str[80] = "CAT";
int len = 0;

// compute length of string
while (str[len]) len++;
```

### # RISC-V assembly code

```
# s0 = array base address, s1 = len

        addi s1, zero, 0           # len = 0
while:  add t0, s0, s1             # address of str[len]
        lb  t1, 0(t0)             # load str[len]    load byte!
        beq t1, zero, done        # are we at the end of the string?
        addi s1, s1, 1           # len++
        j  while                  # repeat while loop
done:
```

# Function Calls

---

DDCA Ch6 - Part 11: Function Calls <https://www.youtube.com/watch?v=XkC65EhgVmA>

- **Caller:**

calling function  
(in this case, `main`)

- **Callee:**

called function  
(in this case, `sum`)

// C Code

```
void main()
{
    int y;
    y = sum(42, 7);
    ...
}

int sum(int a, int b)
{
    return (a + b);
}
```

# Simple Function Call

## C Code

```
int main() {
    simple();
    a = b + c;
}

void simple() {
    return;
}
```

## RISC-V assembly code

```
0x00000300 main:   jal   simple      # call
0x00000304        add   s0, s1, s2
...              ...

0x0000051c simple: jr    ra          #
return
```

void means that simple doesn't return a value

`jal simple:`

`ra = PC + 4 (0x00000304)`

`jumps to simple label (PC = 0x0000051c)`

`jr ra:`

`PC = ra (0x00000304)`

# Function Calling Conventions

- **Caller:**
  - passes **arguments** to callee
  - **jumps** to callee
- **Callee:**
  - **performs** the function
  - **returns** result to caller
  - **jumps** to point of call
  - **must** not overwrite registers or memory needed by caller

# RISC-V Function Calling Conventions

- **Call Function:** `jump and link (jal func)`
- **Return from function:** `jump register (jr ra)`
- **Arguments:** `a0 - a7`
- **Return value:** `a0`

| Name         | Register Number | Usage                              |
|--------------|-----------------|------------------------------------|
| <b>zero</b>  | x0              | Constant value 0                   |
| <b>ra</b>    | x1              | Return address                     |
| <b>sp</b>    | x2              | Stack pointer                      |
| <b>gp</b>    | x3              | Global pointer                     |
| <b>tp</b>    | x4              | Thread pointer                     |
| <b>t0-2</b>  | x5-7            | Temporaries                        |
| <b>s0/fp</b> | x8              | Saved register / Frame pointer     |
| <b>s1</b>    | x9              | Saved register                     |
| <b>a0-1</b>  | x10-11          | Function arguments / return values |
| <b>a2-7</b>  | x12-17          | Function arguments                 |
| <b>s2-11</b> | x18-27          | Saved registers                    |
| <b>t3-6</b>  | x28-31          | Temporaries                        |



# Input Arguments & Return Value

## C Code

```
int main()
{
    int y;
    ...
    y = diffofsums(2, 3, 4, 5); // 4 arguments
    ...
}
...
int diffofsums(int f, int g, int h, int i)
{
    int result;
    result = (f + g) - (h + i);
    return result;           // return value
}
```

## RISC-V assembly code

```
# s7 = y
main:
. . .
addi a0, zero, 2 # argument 0 = 2
addi a1, zero, 3 # argument 1 = 3
addi a2, zero, 4 # argument 2 = 4
addi a3, zero, 5 # argument 3 = 5
jal diffofsums # call function
add s7, a0, zero # y = returned value
. . .
# s3 = result
diffofsums:
add t0, a0, a1 # t0 = f + g
add t1, a2, a3 # t1 = h + i
sub s3, t0, t1 # result=(f+g)-(h+i)
add a0, s3, zero # put return value in a0
jr ra # return to caller
```

# Input Arguments & Return Value

## RISC-V assembly code

```
# s7 = y
main:
. . .
addi a0, zero, 2 # argument 0 = 2
addi a1, zero, 3 # argument 1 = 3
addi a2, zero, 4 # argument 2 = 4
addi a3, zero, 5 # argument 3 = 5
jal  diffofsums # call function
add  s7, a0, zero # y = returned value
. . .
# s3 = result
diffofsums:
add  t0, a0, a1 # t0 = f + g
add  t1, a2, a3 # t1 = h + i
sub  s3, t0, t1 # result=(f+g)-(h+i)
add  a0, s3, zero # return value in a0
jr   ra # return to caller
```

## What's the issue?

- diffofsums  
overwrote 3 registers: t0, t1, s3
- diffofsums  
can use **stack** to temporarily store registers

# The Stack

---

DDCA Ch6 - Part 12: The Stack <https://www.youtube.com/watch?v=eHerSQTfsMA>


# The Stack

- Memory used to temporarily save variables
- Like stack of dishes, last-in-first-out (LIFO) queue
- **Expands:** uses more memory when more space needed
- **Contracts:** uses less memory when the space is no longer needed



# The Stack

- Grows down (from higher to lower memory addresses)
- Stack pointer:  $sp$  points to top of the stack
- **The stack is more like a attic.**
  - You fill it from the attic down to the basement and cellar
- Example:
  - Make room on stack for **2 words**.



## How Functions use the Stack

- Called functions must have no unintended side effects
- But `diffofsums` overwrites 3 registers: `t0`, `t1`, `s3`


### # RISC-V assembly

- `# s3 = result`
- `diffofsums:`
- `add t0, a0, a1 # t0 = f + g`
- `add t1, a2, a3 # t1 = h + i`
- `sub s3, t0, t1 # result = (f + g) - (h + i)`
- `add a0, s3, zero # put return value in a0`
- `jr ra # return to caller`


# Storing Register Values on the Stack

```


# s3 = result
diffofsums:
    addi sp, sp, -12    # make space on stack to
                        # store three registers
    sw   s3, 8(sp)     # save s3 on stack
    sw   t0, 4(sp)     # save t0 on stack
    sw   t1, 0(sp)     # save t1 on stack
    add  t0, a0, a1    # t0 = f + g
    add  t1, a2, a3    # t1 = h + i
    sub  s3, t0, t1    # result = (f + g) - (h + i)
    add  a0, s3, zero  # put return value in a0
    lw   s3, 8(sp)     # restore s3 from stack
    lw   t0, 4(sp)     # restore t0 from stack
    lw   t1, 0(sp)     # restore t1 from stack
    addi sp, sp, 12    # deallocate stack space
    jr   ra            # return to caller
    
```



Before Call



During Call



After Call

There is a convention about who puts what on the stack.

This examples does not follow the convention

## Preserved Registers

| <b>Preserved</b><br><i>Callee-Saved</i> | <b>Nonpreserved</b><br><i>Caller-Saved</i> |
|-----------------------------------------|--------------------------------------------|
| <b>s0-s11</b>                           | <b>t0-t6</b>                               |
| <b>sp</b>                               | <b>a0-a7</b>                               |
| <b>ra</b>                               |                                            |
| stack above <b>sp</b>                   | stack below <b>sp</b>                      |



## Storing Register Values on the Stack following the convention

```
# s3 = result
diffofsums:
    addi sp, sp, -4      # make space on stack to
                        # store three registers
    sw  s3, 8(sp)      # save s3 on stack
    add  t0, a0, a1      # t0 = f + g
    add  t1, a2, a3      # t1 = h + i
    sub  s3, t0, t1      # result = (f + g) - (h + i)
    add  a0, s3, zero    # put return value in a0
    lw  s3, 8(sp)      # restore s3 from stack
    addi sp, sp, 12    # deallocate stack space
    jr   ra              # return to caller
```

## Optimized diffofsums

```
# a0 = result
diffofsums:
    add  t0, a0, a1      # t0 = f + g
    add  t1, a2, a3      # t1 = h + i
    sub  a0, t0, t1      # result = (f + g) - (h + i)
    jr   ra              # return to caller
```

- Stack not needed  
s3 is not used

## Non-Leaf Function Calls

- **Non-leaf function:**  
a function that calls another function

Register **ra** must be **preserve** before function call and **restored** after.

```
func1:  
    addi sp, sp, -4    # make space on stack  
    sw   ra, 0(sp)    # save ra on stack  
    jal  func2  
    ...  
    lw   ra, 0(sp)    # restore ra from stack  
    addi sp, sp, 4    # deallocate stack space  
    jr   ra           # return to caller
```

## Non-Leaf Function Call Example

```
# f1 (non-leaf function) uses s4-s5 and needs a0-a1 after call to f2
f1:
    addi sp, sp, -20    # make space on stack for 5 words
    sw   a0, 16(sp)
    sw   a1, 12(sp)
    sw   ra, 8(sp)      # save ra on stack
    sw   s4, 4(sp)
    sw   s5, 0(sp)
    jal  func2
    ...
    lw   ra, 8(sp)      # restore ra (and other regs) from stack
    ...
    addi sp, sp, 20    # deallocate stack space
    jr   ra            # return to caller

# f2 (leaf function) only uses s4 and calls no functions
f2:
    addi sp, sp, -4    # make space on stack for 1 word
    sw   s4, 0(sp)
    ...
    lw   s4, 0(sp)
    addi sp, sp, 4     # deallocate stack space
    jr   ra            # return to caller
```


# Stack during Function Calls

```
# f1 (non-leaf function)
```


```
f1:
  addi sp, sp, -20
  sw   a0, 16(sp)
  sw   a1, 12(sp)
  sw   ra, 8(sp)
  sw   s4, 4(sp)
  sw   s5, 0(sp)
  jal  func2
  ...
  lw   ra, 8(sp)
  ...
  addi sp, sp, 20
  jr   ra
```

```
# f2 (leaf function)
```


```
f2:
  addi sp, sp, -4
  sw   s4, 0(sp)
  ...
  lw   s4, 0(sp)
  addi sp, sp, 4
  jr   ra
```



Before Calls



After Call to f1



After Call to f2

# Function Call Summary

- **Caller**

- Save any needed registers (*ra*, maybe *t0-t6/a0-a7*)
- Put arguments in *a0-a7*
- Call function: `jal callee`
- Look for result in *a0*
- Restore any saved registers

- **Callee**

- Save registers that might be disturbed (*s0-s11*)
- Perform function
- Put result in *a0*
- Restore registers
- Return: `jr ra`

# Recursive Functions

---

## Recursive Function Example

- Function that **calls itself**
- When converting to assembly code:
  - In the first pass, treat recursive calls as if it's calling a different function and ignore overwritten registers.
  - Then save/restore registers on stack as needed.

- Example:

Factorial function:

$$\mathit{factorial}(n) = n! = n * (n - 1) * (n - 2) * (n - 3) \dots * 1$$

$$\mathit{factorial}(6) = 6! = 6 * 5 * 4 * 3 * 2 * 1 = 720$$



# Recursive Function Example

- **High-Level Code**

```
int factorial(int n) {  
    if (n <= 1)  
        return 1;  
    else  
        return (n*factorial(n-1));  
}
```

- **Example: n = 3**

```
factorial(3): returns 3*factorial(2)  
factorial(2): returns 2*factorial(1)  
factorial(1): returns 1
```

**Thus,**

```
factorial(1): returns 1  
factorial(2): returns 2*1 = 2  
factorial(3): returns 3*2 = 6
```


# Recursive Function Example: Issue

## High-Level Code

```
int factorial(int n) {  
  
    if (n <= 1)  
        return 1;  
  
    else  
        return (n*factorial(n-1));  
}
```

## RISC-V Assembly

```
factorial:  
  
    # a0 holds the argument  
    addi t0, zero, 1 # temporary = 1  
    bgt a0, t0, else # if n>1, go to else  
    addi a0, zero, 1 # otherwise, return 1  
  
    jr ra # return  
else:  
    addi a0, a0, -1 # n = n - 1  
    jal factorial # recursive call  
  
    # a0 is now overwritten by the function call  
    # Must save it and ra on stack before function call.  
    mul a0, a0, a0 # a0=n*factorial(n-1)  
    jr ra # return
```



# Recursive Function Example

## High-Level Code

```
int factorial(int n) {  
  
    if (n <= 1)  
        return 1;  
  
    else  
        return (n*factorial(n-1));  
}
```

**Note:** `n` is restored from stack into `t1` so it doesn't overwrite return value in `a0`.

## RISC-V Assembly


```
factorial:  
    addi sp, sp, -8    # save regs  
    sw   a0, 4(sp)  
    sw   ra, 0(sp)  
    addi t0, zero, 1   # temporary = 1  
    bgt  a0, t0, else  # if n>1, go to else  
    addi a0, zero, 1   # otherwise, return 1  
    addi sp, sp, 8     # restore sp  
    jr   ra            # return  
else:  
    addi a0, a0, -1    # n = n - 1  
    jal  factorial     # recursive call  
    lw   t1, 4(sp)     # restore n into t1  
    lw   ra, 0(sp)     # restore ra  
    addi sp, sp, 8     # restore sp  
    mul  a0, t1, a0    # a0=n*factorial(n-1)  
    jr   ra            # return
```

## Recursive Functions


```
0x8500 factorial: addi sp, sp, -8      # save registers
0x8504           sw  a0, 4(sp)
0x8508           sw  ra, 0(sp)
0x850C           addi t0, zero, 1     # temporary = 1
0x8510           bgt  a0, t0, else    # if n > 1, go to else
0x8514           addi a0, zero, 1     # otherwise, return 1
0x8518           addi sp, sp, 8      # restore sp
0x851C           jr   ra             # return
0x8520 else:      addi a0, a0, -1     # n = n - 1
0x8524           jal  factorial      # recursive call
0x8528          lw  t1, 4(sp)        # restore n into t1
0x852C           lw  ra, 0(sp)       # restore ra
0x8530           addi sp, sp, 8      # restore sp
0x8534           mul  a0, t1, a0     # a0 = n*factorial(n-1)
0x8538           jr   ra             # return
```

**PC+4 = 0x8528** when factorial is called recursively.

When **factorial(3)** is called:



Before Calls



After Recursive Calls

```
0x8500 factorial: addi sp, sp, -8
0x8504             sw  a0, 4(sp)
0x8508             sw  ra, 0(sp)
0x850C             addi t0, zero, 1
0x8510             bgt a0, t0, else
0x8514             addi a0, zero, 1
0x8518             addi sp, sp, 8
0x851C             jr   ra
0x8520 else:      addi a0, a0, -1
0x8524             jal  factorial
0x8528             lw   t1, 4(sp)
0x852C             lw   ra, 0(sp)
0x8530             addi sp, sp, 8
0x8534             mul  a0, t1, a0
0x8538             jr   ra
```

# More on Jumps & Pseudoinstructions

---

DDCA Ch6 - Part 14: More Jumps & Pseudoinstructions <https://www.youtube.com/watch?v=IFpJPwTfWII>

# Jump

- RISC-V has two types of unconditional jumps
  - Jump and link (`jal rd, imm20:0`)
    - $rd = PC+4$
    - $PC = PC + imm$
  - jump and link register (`jalr rd, rs, imm11:0`)
    - $rd = PC+4$
    - $PC = [rs] + \text{SignExt}(imm)$

## Pseudoinstructions

- **Pseudoinstructions** are not actual RISC-V instructions but they are often more convenient for the programmer.
- Assembler converts them to real RISC-V instructions.
- Like:



# Jump Pseudoinstructions

- RISC-V has four jump pseudoinstructions

- Jump

`j imm → jal x0, imm`

- Jump and link

`jal imm → jal ra, imm`

- Jump register

`jr rs → jalr x0, rs, 0`

- Return

`ret → jr ra → jalr x0, ra, 0`

# Labels

- Label indicates where to jump
- Represented in jump as immediate offset
  - `imm = # bytes past jump instruction`
  - In example  
`jal simple = jal ra, 0x21C`

?? 0x21C ??

`imm = (0x51C-0x300) = 0x21C`

## RISC-V assembly code

```
0x00000300 main:    jal simple      # call
0x00000304          add  s0, s1, s1
...                ...

0x0000051c simple: jr   ra          #
return
```

## Long Jumps

- The immediate is limited in size
  - 20 bits for `jal`, 12 bits for `jalr`
  - Limits how far a program can jump
- Special instruction to help jumping further
  - `auipc rd, imm` # add upper immediate to PC  
 $rd = PC + \{imm_{31:12}, 12'b0\}$
- Pseudoinstruction: `call imm31:0`
  - Behaves like `jal imm`, but allows 32-bit immediate offset  
`auipc ra, imm31:12`  
`jalr ra, ra, imm11:0`

## More RISC-V Pseudoinstructions

| Pseudoinstruction              | RISC-V Instructions                                                                        |
|--------------------------------|--------------------------------------------------------------------------------------------|
| <code>j label</code>           | <code>jal zero, label</code>                                                               |
| <code>jr ra</code>             | <code>jalr zero, ra, 0</code>                                                              |
| <code>mv t5, s3</code>         | <code>addi t5, s3, 0</code>                                                                |
| <code>not s7, t2</code>        | <code>xori s7, t2, -1</code>                                                               |
| <code>nop</code>               | <code>addi zero, zero, 0</code>                                                            |
| <code>li s8, 0x56789DEF</code> | <code>lui s8, 0x5678A</code><br><code>addi s8, s8, 0xDEF</code>                            |
| <code>bgt s1, t3, L3</code>    | <code>blt t3, s1, L3</code>                                                                |
| <code>bgez t2, L7</code>       | <code>bge t2, zero, L7</code>                                                              |
| <code>call L1</code>           | <code>auipc ra, imm<sub>31:12</sub></code><br><code>jalr ra, ra, imm<sub>11:0</sub></code> |
| <code>ret</code>               | <code>jalr zero, ra, 0</code>                                                              |

See Appendix B (Harris & Harris) for more pseudoinstructions.

# Machine Language

---

DDCA Ch6 - Part 15: Machine Language <https://www.youtube.com/watch?v=oUvjjLeEB2Y>

# Machine Language

---

DDCA Ch6 - Part 15: Machine Language <https://www.youtube.com/watch?v=oUvjjLeEB2Y>

# Machine Language

- **Binary representation** of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
  - **Simplicity favors regularity: 32-bit data & instructions**
- **4 Types of Instruction Formats:**
  - R-Type
  - I-Type
  - S/B-Type
  - U/J-Type

# R-Type


## Register-type

- 3 register operands:

- source registers  
**rs1, rs2**
- destination register  
**rd**

- Other fields:

- the operation code or opcode  
**op**
- the function (7 bits and 3-bits, respectively) & with opcode, tells computer what operation to perform  
**funct7, funct3**





# R-Type Examples

## Assembly

```
add s2, s3, s4  
add x18, x19, x20  
sub t0, t1, t2  
sub x5, x6, x7
```

## Field Values

| funct7 | rs2    | rs1    | funct3 | rd     | op     |
|--------|--------|--------|--------|--------|--------|
| 0      | 20     | 19     | 0      | 18     | 51     |
| 32     | 7      | 6      | 0      | 5      | 51     |
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

## Machine Code

| funct7   | rs2    | rs1    | funct3 | rd     | op       |              |
|----------|--------|--------|--------|--------|----------|--------------|
| 0000,000 | 10100  | 1001,1 | 000    | 1001,0 | 011,0011 | (0x01498933) |
| 0100,000 | 00111  | 0011,0 | 000    | 0010,1 | 011,0011 | (0x407302B3) |
| 7 bits   | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits   |              |

# Machine Language: More Formats

---

DDCA Ch6 - Part 16 Machine Language More Formats <https://www.youtube.com/watch?v=cpQfye9FLPY>

# I-Type


## Immediate-type

- 3 operands:

- register source operand  
rs1
- register destination operand  
rd
- 12-bit two's complement immediate  
imm

- Other fields:

- Simplicity favors regularity: all instructions have opcode
- the opcode  
op
- The function (3-bit function code) with opcode, tells computer what operation to perform  
funct3



# I-Type Examples

## Assembly

```

addi s0, s1, 12
addi x8, x9, 12
addi s2, t1, -14
addi x18, x6, -14
lw t2, -6(s3)
lw x7, -6(x19)
lh s1, 27(zero)
lh x9, 27(x0)
lb s4, 0x1F(s4)
lb x20, 0x1F(x20)
  
```

## Field Values

| imm <sub>11:0</sub> | rs1    | funct3 | rd     | op     |
|---------------------|--------|--------|--------|--------|
| 12                  | 9      | 0      | 8      | 19     |
| -14                 | 6      | 0      | 18     | 19     |
| -6                  | 19     | 2      | 7      | 3      |
| 27                  | 0      | 1      | 9      | 3      |
| 0x1F                | 20     | 0      | 20     | 3      |
| 12 bits             | 5 bits | 3 bits | 5 bits | 7 bits |

## Machine Code

| imm <sub>11:0</sub> | rs1    | funct3 | rd     | op       |              |
|---------------------|--------|--------|--------|----------|--------------|
| 0000 0000 1100      | 01001  | 000    | 01000  | 001 0011 | (0x00C48413) |
| 1111 1111 0010      | 00110  | 000    | 10010  | 001 0011 | (0xFF230913) |
| 1111 1111 1010      | 10011  | 010    | 00111  | 000 0011 | (0xFFA9A383) |
| 0000 0001 1011      | 00000  | 001    | 01001  | 000 0011 | (0x01B01483) |
| 0000 0001 1111      | 10100  | 000    | 10100  | 000 0011 | (0x01FA0A03) |
| 12 bits             | 5 bits | 3 bits | 5 bits | 7 bits   |              |

# S/B-Type

## Store-Type

## Branch-Type

- Differ only in immediate encoding

| 31:25                  | 24:20  | 19:15  | 14:12  | 11:7                  | 6:0    |
|------------------------|--------|--------|--------|-----------------------|--------|
| imm <sub>11:5</sub>    | rs2    | rs1    | funct3 | imm <sub>4:0</sub>    | op     |
| imm <sub>12,10:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:1,11</sub> | op     |
| 7 bits                 | 5 bits | 5 bits | 3 bits | 5 bits                | 7 bits |


**S-Type**

**B-Type**

# S-Type

## Store-Type

- 3 operands:
  - base register  
`rs1`
  - value to be stored to memory  
`rs2`
  - 12-bit two's complement immediate  
`imm`
- Other fields:
  - Simplicity favors regularity: all instructions have opcode
  - the opcode  
`op`
  - The function (3-bit function code) with opcode, tells computer what operation to perform  
`funct3`



# S-Type Examples

## Assembly

## Field Values

## Machine Code

```

sw t2, -6(s3)
sw x7, -6(x19)
sh s4, 23(t0)
sh x20, 23(x5)
sb t5, 0x2D(zero)
sb x30, 0x2D(x0)
  
```

| imm <sub>11:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:0</sub> | op     |
|---------------------|--------|--------|--------|--------------------|--------|
| 1111 111            | 7      | 19     | 2      | 11010              | 35     |
| 0000 000            | 20     | 5      | 1      | 10111              | 35     |
| 0000 001            | 30     | 0      | 0      | 01101              | 35     |
| 7 bits              | 5 bits | 5 bits | 3 bits | 5 bits             | 7 bits |


| imm <sub>11:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:0</sub> | op       |              |
|---------------------|--------|--------|--------|--------------------|----------|--------------|
| 1111 111            | 00111  | 10011  | 010    | 11010              | 010 0011 | (0xFE79AD23) |
| 0000 000            | 10100  | 00101  | 001    | 10111              | 010 0011 | (0x01429BA3) |
| 0000 001            | 11110  | 00000  | 000    | 01101              | 010 0011 | (0x03E006A3) |
| 7 bits              | 5 bits | 5 bits | 3 bits | 5 bits             | 7 bits   |              |

# S-Type

## Branch-Type (similar format to S-Type)

- 3 operands:
  - register source 1  
`rs1`
  - register source 2  
`rs2`
  - 12-bit two's complement immediate – address offset  
`imm12:1`
- Other fields:
  - Simplicity favors regularity: all instructions have opcode
  - the opcode  
`op`
  - The function (3-bit function code) with opcode, tells computer what operation to perform  
`funct3`

## B-Type





## B-Type Example

- The 13-bit immediate encodes where to branch (relative to the branch instruction)
- Immediate encoding is strange
- **Example:**

```
# RISC-V Assembly
0x70      beq  s0, t5, L1
0x74      add  s1, s2, s3
0x78      sub  s5, s6, s7
0x7C      lw   t0, 0(s1)
0x80 L1: addi s1, s1, -15
```

imm<sub>12:0</sub> = 16 0 0 0 0 0 0 0 1 0 0 0 0  
 bit number 12 11 10 9 8 7 6 5 4 3 2 1 0

| Assembly                          | Field Values           |        |        |        |                       |        | Machine Code           |        |        |        |                       |          |              |
|-----------------------------------|------------------------|--------|--------|--------|-----------------------|--------|------------------------|--------|--------|--------|-----------------------|----------|--------------|
|                                   | imm <sub>12,10:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:1,11</sub> | op     | imm <sub>12,10:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:1,11</sub> | op       |              |
| beq s0, t5, L1<br>beq x8, x30, 16 | 0000 000               | 30     | 8      | 0      | 1000 0                | 99     | 0000 000               | 11110  | 01000  | 000    | 1000 0                | 110 0011 | (0x01E40863) |
|                                   | 7 bits                 | 5 bits | 5 bits | 3 bits | 5 bits                | 7 bits | 7 bits                 | 5 bits | 5 bits | 3 bits | 5 bits                | 7 bits   |              |

# U/J-Type

## Upper-Immediate-Type

## Jump-Type

- Differ only in immediate encoding


|                                            |              |              |                                |
|--------------------------------------------|--------------|--------------|--------------------------------|
| 31:12<br>imm <sub>31:12</sub>              | 11:7<br>rd   | 6:0<br>op    | <b>U-Type</b><br><b>J-Type</b> |
| imm <sub>20,10:1,11,19:12</sub><br>20 bits | rd<br>5 bits | op<br>7 bits |                                |

# U-Type

## Upper-immediate-Type

- Used for load upper immediate (`lui`)
- 2 operands:
  - destination register  
`rd`
  - upper 20 bits of a 32-bit immediate  
`imm31:12`
- Other fields:
  - the opcode  
`op`

## U-Type



### Assembly

```
lui s5, 0x8CDEF  
lui x21, 0x8CDEF
```

### Field Values

| <code>imm<sub>31:12</sub></code> | <code>rd</code> | <code>op</code> |
|----------------------------------|-----------------|-----------------|
| 0x8CDEF                          | 21              | 55              |
| 20 bits                          | 5 bits          | 7 bits          |

### Machine Code

| <code>imm<sub>31:12</sub></code> | <code>rd</code> | <code>op</code> |
|----------------------------------|-----------------|-----------------|
| 1000 1100 1101 1110 1111         | 10101           | 011 0111        |
| 20 bits                          | 5 bits          | 7 bits          |

(0x8CDEFAB7)

# J-Type

## Jump-Type

- Used for jump-and-link instruction (`jal`)

- 2 operands:

- destination register

`rd` (in most cases `ra` is used as `rd`)

- 20 bits (20:1) of a 21-bit immediate

`imm20,10:1,11,19:12`


- Other fields:

- the opcode

`op`

- **Note: `jalr` is I-type, not j-type, to specify `rs1`**

## J-Type



# J-Type - Example

```

# Address      RISC-V Assembly
0x0000540C    jal ra, func1
0x00005410    add s1, s2, s3
...

0x000ABC04    func1: add s4, s5, s8
...
    
```

$$0xABC04 - 0x540C = 0xA67F8$$

func1 is 0xA67F8 bytes past jal

imm = 0xA67F8

|            |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------------|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| bit number | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|            | 0  | 1  | 0  | 1  | 0  | 0  | 1  | 1  | 0  | 0  | 1  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

## Assembly

```

jal ra, func1
jal x1, 0xA67F8
    
```

## Field Values

| imm <sub>20,10:1,11,19:12</sub> | rd     | op     |
|---------------------------------|--------|--------|
| 0111 1111 1000 1010 0110        | 1      | 111    |
| 20 bits                         | 5 bits | 7 bits |

## Machine Code

| imm <sub>20,10:1,11,19:12</sub> | rd     | op       |
|---------------------------------|--------|----------|
| 0111 1111 1000 1010 0110        | 00001  | 110 1111 |
| 20 bits                         | 5 bits | 7 bits   |

**(0x7F8A60EF)**

## Review: Instruction Formats

|                                 |        |        |        |                       |        |
|---------------------------------|--------|--------|--------|-----------------------|--------|
| 7 bits                          | 5 bits | 5 bits | 3 bits | 5 bits                | 7 bits |
| funct7                          | rs2    | rs1    | funct3 | rd                    | op     |
| imm <sub>11:0</sub>             |        | rs1    | funct3 | rd                    | op     |
| imm <sub>11:5</sub>             | rs2    | rs1    | funct3 | imm <sub>4:0</sub>    | op     |
| imm <sub>12,10:5</sub>          | rs2    | rs1    | funct3 | imm <sub>4:1,11</sub> | op     |
| imm <sub>31:12</sub>            |        |        |        | rd                    | op     |
| imm <sub>20,10:1,11,19:12</sub> |        |        |        | rd                    | op     |
| 20 bits                         |        |        |        | 5 bits                | 7 bits |

**R-Type**  
**I-Type**  
**S-Type**  
**B-Type**  
**U-Type**  
**J-Type**

## Design Principle 4

### Good design demands good compromises

- Multiple instruction formats allow flexibility
  - use 3 register operands  
`add, sub`
  - use 2 register operands and a constant  
`lw, sw, addi`
- Number of instruction formats kept small
  - to adhere to design principles 1 and 3 (simplicity favors regularity and smaller is faster).

# Immediate Encodings

---

DDCA Ch6 - Part 17: Immediate Encodings <https://www.youtube.com/watch?v=h4nn1c1EDr4>



## Constants / Immediates

- `lw` and `sw` use constants or immediates
- immediately available from instruction
- 12-bit two's complement number
- `addi`: add immediate
- **Is subtract immediate (`subi`) necessary?**

### C Code

```
a = a + 4;  
b = a - 12;
```

### RISC-V assembly code

```
# s0 = a, s1 = b  
addi s0, s0, 4  
addi s1, s0, -12
```

# Immediates Bits

## Immediate Bits

|                            |    |    |    |    |                            |    |    |    |    |    |                           |    |    |    |    |    |                        |                               |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------------------------|----|----|----|----|----------------------------|----|----|----|----|----|---------------------------|----|----|----|----|----|------------------------|-------------------------------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| <b>imm<sub>11</sub></b>    |    |    |    |    |                            |    |    |    |    |    | <b>imm<sub>11:1</sub></b> |    |    |    |    |    | <b>imm<sub>0</sub></b> | <b>I, S<br/>B<br/>U<br/>J</b> |    |    |    |   |   |   |   |   |   |   |   |   |   |
| <b>imm<sub>12</sub></b>    |    |    |    |    |                            |    |    |    |    |    | <b>imm<sub>11:1</sub></b> |    |    |    |    |    | <b>0</b>               |                               |    |    |    |   |   |   |   |   |   |   |   |   |   |
| <b>imm<sub>31:21</sub></b> |    |    |    |    | <b>imm<sub>20:12</sub></b> |    |    |    |    |    | <b>0</b>                  |    |    |    |    |    |                        |                               |    |    |    |   |   |   |   |   |   |   |   |   |   |
| <b>imm<sub>20</sub></b>    |    |    |    |    | <b>imm<sub>20:12</sub></b> |    |    |    |    |    | <b>imm<sub>11:1</sub></b> |    |    |    |    |    | <b>0</b>               |                               |    |    |    |   |   |   |   |   |   |   |   |   |   |
| 31                         | 30 | 29 | 28 | 27 | 26                         | 25 | 24 | 23 | 22 | 21 | 20                        | 19 | 18 | 17 | 16 | 15 | 14                     | 13                            | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

# Immediate Encodings

## Instruction Bits

- Immediate bits *mostly* occupy **consistent instruction bits**.
  - Simplifies hardware to build the microprocessor
- **Sign bit** of signed immediate is in **msb** of instruction.
- Recall that **rs2** of R-type can encode immediate shift amount.

|    |               |    |    |    |    |    |            |    |    |    |    |            |               |               |    |           |           |    |    |           |    |                                        |   |   |
|----|---------------|----|----|----|----|----|------------|----|----|----|----|------------|---------------|---------------|----|-----------|-----------|----|----|-----------|----|----------------------------------------|---|---|
|    | <b>funct7</b> |    |    |    |    |    |            | 4  | 3  | 2  | 1  | 0          | <b>rs1</b>    | <b>funct3</b> |    |           | <b>rd</b> |    |    |           |    | <b>R<br/>I<br/>S<br/>B<br/>U<br/>J</b> |   |   |
| 11 | 10            | 9  | 8  | 7  | 6  | 5  | 4          | 3  | 2  | 1  | 0  | <b>rs1</b> | <b>funct3</b> |               |    | <b>rd</b> |           |    |    |           |    |                                        |   |   |
| 11 | 10            | 9  | 8  | 7  | 6  | 5  | <b>rs2</b> |    |    |    |    | <b>rs1</b> | <b>funct3</b> |               |    | 4         | 3         | 2  | 1  | 0         |    |                                        |   |   |
| 12 | 10            | 9  | 8  | 7  | 6  | 5  | <b>rs2</b> |    |    |    |    | <b>rs1</b> | <b>funct3</b> |               |    | 4         | 3         | 2  | 1  | 11        |    |                                        |   |   |
| 31 | 30            | 29 | 28 | 27 | 26 | 25 | 24         | 23 | 22 | 21 | 20 | 19         | 18            | 17            | 16 | 15        | 14        | 13 | 12 | <b>rd</b> |    |                                        |   |   |
| 20 | 10            | 9  | 8  | 7  | 6  | 5  | 4          | 3  | 2  | 1  | 11 | 19         | 18            | 17            | 16 | 15        | 14        | 13 | 12 | <b>rd</b> |    |                                        |   |   |
| 31 | 30            | 29 | 28 | 27 | 26 | 25 | 24         | 23 | 22 | 21 | 20 | 19         | 18            | 17            | 16 | 15        | 14        | 13 | 12 | 11        | 10 | 9                                      | 8 | 7 |

# Reading Machine Language & Addressing Operands

---

DDCA Ch6 - Part 18: Translating Machine Code <https://www.youtube.com/watch?v=YVfjkPaX5mY>

## Instruction Fields & Formats

| Instruction | op            | funct3  | Funct7       | Type   |
|-------------|---------------|---------|--------------|--------|
| <b>add</b>  | 0110011 (51)  | 000 (0) | 0000000 (0)  | R-Type |
| <b>sub</b>  | 0110011 (51)  | 000 (0) | 0100000 (32) | R-Type |
| <b>and</b>  | 0110011 (51)  | 111 (7) | 0000000 (0)  | R-Type |
| <b>or</b>   | 0110011 (51)  | 110 (6) | 0000000 (0)  | R-Type |
| <b>addi</b> | 0010011 (19)  | 000 (0) | -            | I-Type |
| <b>beq</b>  | 1100011 (99)  | 000 (0) | -            | B-Type |
| <b>bne</b>  | 1100011 (99)  | 001 (1) | -            | B-Type |
| <b>lw</b>   | 0000011 (3)   | 010 (2) | -            | I-Type |
| <b>sw</b>   | 0100011 (35)  | 010 (2) | -            | S-Type |
| <b>jal</b>  | 1101111 (111) | -       | -            | J-Type |
| <b>jalr</b> | 1100111 (103) | 000 (0) | -            | I-Type |
| <b>lui</b>  | 0110111 (55)  | -       | -            | U-Type |

[See Appendix B for other instruction encodings](#)

## Interpreting Machine Code

- Write in binary
- Start with `op`: tells how to parse rest
- Extract fields
- `op`, `funct3`, and `funct7` fields tell operation
- Ex: `0x41FE83B3` and `0xFDA58393`

`0x41FE83B3`: `0100 0001 1111 1110 1000 0011 1011 0011`  
op = `51`, funct3 = `0`: add or sub (R-type)  
funct7 = `0100000`: sub

`0xFDA48393`: `1111 1101 1010 0100 1000 0011 1001 0011`  
op = `19`, funct3 = `0`: `addi` (I-type)

# Interpreting Machine Code

- Write in binary
- Start with `op`: tells how to parse rest
- Extract fields
- `op`, `funct3`, and `funct7` fields tell operation
- Ex: `0x41FE83B3` and `0xFDA58393`

|                     | Machine Code   |                     |        |        |          |          | Field Values        |        |        |        |        |                                                                | Assembly                                                     |
|---------------------|----------------|---------------------|--------|--------|----------|----------|---------------------|--------|--------|--------|--------|----------------------------------------------------------------|--------------------------------------------------------------|
|                     | funct7         | rs2                 | rs1    | funct3 | rd       | op       | funct7              | rs2    | rs1    | funct3 | rd     | op                                                             |                                                              |
| <b>(0x41FE83B3)</b> | 0100 000       | 11111               | 11101  | 000    | 00111    | 011 0011 | 32                  | 31     | 29     | 0      | 7      | 51                                                             | <code>sub x7, x29, x31</code><br><code>sub t2, t4, t6</code> |
|                     | 7 bits         | 5 bits              | 5 bits | 3 bits | 5 bits   | 7 bits   | 7 bits              | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits                                                         |                                                              |
|                     |                | imm <sub>11:0</sub> | rs1    | funct3 | rd       | op       | imm <sub>11:0</sub> | rs1    | funct3 | rd     | op     |                                                                |                                                              |
| <b>(0xFDA48393)</b> | 1111 1101 1010 | 01001               | 000    | 00111  | 001 0011 |          | -38                 | 9      | 0      | 7      | 19     | <code>addi x7, x9, -38</code><br><code>addi t2, s1, -38</code> |                                                              |
|                     | 12 bits        | 5 bits              | 3 bits | 5 bits | 7 bits   |          | 12 bits             | 5 bits | 3 bits | 5 bits | 7 bits |                                                                |                                                              |

# Addressing Modes

## How do we address the operands?

- Register Only
- Immediate
- Base Addressing
- PC-Relative



# Addressing Modes

## Register Only

- Operands found in registers
  - Example: `add s0, t2, t3`
  - Example: `sub t6, s1, 0`

## Immediate

- 12-bit signed immediate used as an operand
- Example: `addi s4, t5, -73`
- Example: `ori t3, t7, 0xFF`

# Addressing Modes

## Base Addressing

- Loads and Stores
- Address of operand is:

base address + immediate

- Example: `lw s4, 72(zero)`

address = 0 + 72

- Example: `sw t2, -25(t1)`

address = t1 - 25

# Addressing Modes

## PC-Relative Addressing: branches and jal

Example:

| Address | Instruction        |
|---------|--------------------|
| 0x354   | L1: addi s1, s1, 1 |
| 0x358   | sub t0, t1, s7     |
| ...     | ...                |
| 0xEB0   | bne s8, s9, L1     |

The label is (0xEB0-0x354) = 0xB5C (2908) instructions before bne

|                             |    |    |    |   |   |   |   |   |   |   |   |   |   |   |
|-----------------------------|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| imm <sub>12:0</sub> = -2908 | 1  | 0  | 1  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| bit number                  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |

| Assembly           | Field Values           |        |        |        |                       |        | Machine Code           |        |        |        |                       |          |              |
|--------------------|------------------------|--------|--------|--------|-----------------------|--------|------------------------|--------|--------|--------|-----------------------|----------|--------------|
|                    | imm <sub>12,10:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:1,11</sub> | op     | imm <sub>12,10:5</sub> | rs2    | rs1    | funct3 | imm <sub>4:1,11</sub> | op       |              |
| bne s8, s9, L1     | 1100 101               | 24     | 25     | 1      | 0010 0                | 99     | 1100 101               | 11000  | 11001  | 001    | 0010 0                | 110 0011 | (0xCB8C9263) |
| (bne x24, x25, L1) | 7 bits                 | 5 bits | 5 bits | 3 bits | 5 bits                | 7 bits | 7 bits                 | 5 bits | 5 bits | 3 bits | 5 bits                | 7 bits   |              |

# Compiling, Assembling, & Loading Programs

---

DDCA Ch6 - Part 19: Compiling, Assembling, and Loading Programs <https://www.youtube.com/watch?v=OgwQ074u8IY>

# The Power of the Stored Program

- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
  - No rewiring required
  - Simply store new program in memory
- Program Execution:
  - Processor fetches (reads) instructions from memory in sequence
  - Processor performs the specified operation


# The Stored Program

## Assembly Code

```
add s2, s3, s4
sub t0, t1, t2
addi s2, t1, -14
lw t2, -6(s3)
```

## Machine Code

```
0x01498933
0x407302B3
0xFF230913
0xFFA9A383
```



## Program Counter (PC):


- keeps track of current instruction

## Alan Turing, 1912 - 1954

- British mathematician and computer scientist
- Founder of theoretical computer science
- Invented the Turing machine: a mathematical model of computation
- Designed the Automatic Computing Engine, one of first stored program computers
- In 1952, was prosecuted for homosexual acts. Two years later, he died of cyanide poisoning.
- The Turing Award was named in his honor, which is the highest honor in computing.



# How to Compile & Run a Program





## Grace Hopper, 1906 - 1992


- Graduated from Yale University with a Ph.D. in mathematics
- Developed first compiler
- Helped develop the COBOL programming language
- Highly awarded naval officer
- Received World War II Victory Medal and National Defense Service Medal, among others



# What is Stored in Memory?

- **Instructions** (also called text)
- **Data**
  - **Global/static**: allocated before program begins
  - **Dynamic**: allocated within program
- How **big** is memory?
  - At most  $2^{32} = 4$  gigabytes (4 GB)
  - From address `0x00000000` to `0xFFFFFFFF`

## Example RISC-V Memory Map



## Example Program: C Code

```
int f, g, y; // global variables

int func(int a, int b) {
    if (b < 0)
        return (a + b);
    else
        return(a + func(a, b-1));
}

void main() {
    f = 2;
    g = 3;
    y = func(f,g);

    return;
}
```

## Example Program: RISC-V Assembly

| Address | Machine Code | RISC-V Assembly Code      | C++                              |
|---------|--------------|---------------------------|----------------------------------|
| 10144:  | ff010113     | func: addi sp,sp,-16      | int f, g, y; // global variables |
| 10148:  | 00112623     | sw ra,12(sp)              |                                  |
| 1014c:  | 00812423     | sw s0,8(sp)               | int func(int a, int b) {         |
| 10150:  | 00050413     | mv s0,a0                  | if (b < 0)                       |
| 10154:  | 00a58533     | add a0,a1,a0              | return (a + b);                  |
| 10158:  | 0005da63     | bgez a1,1016c <func+0x28> | else                             |
| 1015c:  | 00c12083     | lw ra,12(sp)              | return(a + func(a, b-1));        |
| 10160:  | 00812403     | lw s0,8(sp)               | }                                |
| 10164:  | 01010113     | addi sp,sp,16             |                                  |
| 10168:  | 00008067     | ret                       | void main() {                    |
| 1016c:  | fff58593     | addi a1,a1,-1             | f = 2;                           |
| 10170:  | 00040513     | mv a0,s0                  | g = 3;                           |
| 10174:  | fd1ff0ef     | jal ra,10144 <func>       | y = func(f,g);                   |
| 10178:  | 00850533     | add a0,a0,s0              |                                  |
| 1017c:  | fe1ff06f     | j 1015c <func+0x18>       | return;                          |
|         |              |                           | }                                |

## Example Program: RISC-V Assembly - `int func(int a, int b)`

| Address | Machine Code | RISC-V Assembly Code       |
|---------|--------------|----------------------------|
| 10144:  | ff010113     | func: addi sp, sp, -16     |
| 10148:  | 00112623     | sw ra, 12(sp)              |
| 1014c:  | 00812423     | sw s0, 8(sp)               |
| 10150:  | 00050413     | mv s0, a0                  |
| 10154:  | 00a58533     | add a0, a1, a0             |
| 10158:  | 0005da63     | bgez a1, 1016c <func+0x28> |
| 1015c:  | 00c12083     | lw ra, 12(sp)              |
| 10160:  | 00812403     | lw s0, 8(sp)               |
| 10164:  | 01010113     | addi sp, sp, 16            |
| 10168:  | 00008067     | ret                        |
| 1016c:  | fff58593     | addi a1, a1, -1            |
| 10170:  | 00040513     | mv a0, s0                  |
| 10174:  | fd1ff0ef     | jal ra, 10144 <func>       |
| 10178:  | 00850533     | add a0, a0, s0             |
| 1017c:  | fe1ff06f     | j 1015c <func+0x18>        |


**Maintain 4-word alignment of `sp`** (for compatibility with RV128I) even though only space for 2 words needed.

**Pseudoinstructions:**  
ret (return): jr ra

mv: addi a0, s0, 0

## Example Program: RISC-V Assembly

| Address | Machine Code | RISC-V Assembly Code       | C++                              |
|---------|--------------|----------------------------|----------------------------------|
| 10180:  | ff010113     | main: addi sp,sp,-16       | int f, g, y; // global variables |
| 10184:  | 00112623     | sw ra,12(sp)               |                                  |
| 10188:  | 00200713     | li a4,2                    | void main() {                    |
| 1018c:  | c4e1a823     | sw a4,-944(gp) # 11a30 <f> | f = 2;                           |
| 10190:  | 00300713     | li a4,3                    | g = 3;                           |
| 10194:  | c4e1aa23     | sw a4,-940(gp) # 11a34 <g> | y = func(f,g);                   |
| 10198:  | 00300593     | li a1,3                    |                                  |
| 1019c:  | 00200513     | li a0,2                    | return;                          |
| 101a0:  | fa5ff0ef     | jal ra,10144 <func>        | }                                |
| 101a4:  | c4a1ac23     | sw a0,-936(gp) # 11a38 <y> |                                  |
| 101a8:  | 00c12083     | lw ra,12(sp)               |                                  |
| 101ac:  | 01010113     | addi sp,sp,16              |                                  |
| 101b0:  | 00008067     | ret                        |                                  |





Put 2 and 3 in `f` and `g` (and argument registers) and call `func`. Then put result in `y` and return.

# Example Program: Symbol Table

| Address  | Size               | Symbol Name |
|----------|--------------------|-------------|
| 00010074 | 1 d .text 00000000 | .text       |
| 000115e0 | 1 d .data 00000000 | .data       |
| 00010144 | g F .text 0000003c | func        |
| 00010180 | g F .text 00000034 | main        |
| 00011a30 | g O .bss 00000004  | f           |
| 00011a34 | g O .bss 00000004  | g           |
| 00011a38 | g O .bss 00000004  | y           |

- text segment: address 0x10074
- data segment: address 0x115e0
- func function: address 0x10144 (size 0x3c bytes)
- main function: address 0x10180 (size 0x34 bytes)
- f: address 0x11a30 (size 0x4 bytes)
- g: address 0x11a34 (size 0x4 bytes)
- y: address 0x11a38 (size 0x4 bytes)








# Endianness

---

DDCA Ch6 - Part 20: Endianness <https://www.youtube.com/watch?v=6a3BJcxmexk>


## Big-Endian & Little-Endian Memory

- How to number bytes within a word?
- **Little-endian:** byte numbers start at the little (least significant) end
- **Big-endian:** byte numbers start at the big (most significant) end
- **Word address** is the **same** for big- or little-endian



## Big-Endian & Little-Endian Memory

- Jonathan Swift's Gulliver's Travels: the Little-Endians broke their eggs on the little end of the egg and the Big-Endians broke their eggs on the big end
- It doesn't really matter which addressing type used – except when the two systems need to share data!



## Big-Endian & Little-Endian Example

- Suppose `t0` initially contains `0x23456789`
- After following code runs on big-endian system, what value is `s0`?
- In a little-endian system?

```
sw t0, 0(zero)
lb s0, 1(zero)
```

- **Big-endian:** `s0 = 0x00000045`
- **Little-endian:** `s0 = 0x00000067`

RISC-V was originally specified as little-endian

# Compressed Instructions

---

DDCA Ch6 - Part 22: RISC-V Compressed Instructions <https://www.youtube.com/watch?v=a3PvyELxhpg>

## Compressed Instructions

- **16-bit** RISC-V instructions
- Replace common integer and floating-point instructions with 16-bit versions.
- Most RISC-V compilers/processors can use a **mix** of 32-bit and 16-bit instructions (and use 16-bit instructions whenever possible).
- Uses prefix: `c`.
- Examples:
  - `add` → `c.add`
  - `lw` → `c.lw`
  - `addi` → `c.addi`

# Compressed Instructions Example

## C Code

```
int i;
int scores[200];

for (i=0; i<200; i=i+1)
    scores[i] = scores[i]+10;
```

- 200 is too big to fit in compressed immediate, so noncompressed **addi** used instead.
- **c.addi s0,4** is equivalent to **addi s0,s0,4**.
- **c.bge** doesn't exist, so **bge** is used.

## RISC-V assembly code

```
# s0 = scores base address, s1 = i

c.li s1, 0           # i = 0
addi t2, zero, 200  # t2 = 200

for:
bge s1, t2, done    # I >= 200? done
c.lw a3, 0(s0)      # a3 = scores[i]
c.addi a3, 10        # a3 = scores[i]+10
c.sw a3, 0(s0)       # scores[i] = a3
c.addi s0, 4         # next element
c.addi s1, 1         # i = i+1
c.j for             # repeat

done:
```

# Compressed Machine Formats

- Some compressed instructions use a **3-bit register code** (instead of 5-bit). These specify registers  $\times 8$  to  $\times 15$ .
- **Immediates** are 6-11 bits.
- **Opcode** is 2 bits.

| 15     | 14 | 13  | 12    | 11       | 10       | 9 | 8      | 7   | 6    | 5  | 4  | 3  | 2 | 1 | 0 |
|--------|----|-----|-------|----------|----------|---|--------|-----|------|----|----|----|---|---|---|
| funct4 |    |     |       | rd/rs1   |          |   |        | rs2 |      |    |    | op |   |   |   |
| funct3 |    | imm |       | rd/rs1   |          |   |        | imm |      |    |    | op |   |   |   |
| funct3 |    | imm |       |          | rs1'     |   | imm    |     | rs2' |    | op |    |   |   |   |
| funct6 |    |     |       |          | rd'/rs1' |   | funct2 |     | rs2' |    | op |    |   |   |   |
| funct3 |    | imm |       |          | rs1'     |   | imm    |     |      |    | op |    |   |   |   |
| funct3 |    | imm | funct | rd'/rs1' |          |   | imm    |     |      |    | op |    |   |   |   |
| funct3 |    | imm |       |          |          |   |        |     |      | op |    |    |   |   |   |
| funct3 |    | imm |       |          |          |   | rs2    |     |      |    | op |    |   |   |   |
| funct3 |    | imm |       |          |          |   |        | rd' |      | op |    |    |   |   |   |
| funct3 |    | imm |       |          | rs1'     |   | imm    |     | rd'  |    | op |    |   |   |   |

**CR-Type**  
**CI-Type**  
**CS-Type**  
**CS'-Type**  
**CB-Type**  
**CB'-Type**  
**CJ-Type**  
**CSS-Type**  
**CIW-Type**  
**CL-Type**



# Floating-Point Instructions

---

DDCA Ch6 - Part 23: RISC-V Floating-Point Instructions [https://www.youtube.com/watch?v=KGhe7\\_NReXo](https://www.youtube.com/watch?v=KGhe7_NReXo)

## RISC-V Floating-Point Extensions

RISC-V offers three floating point extensions:

- **RVF**: single-precision (32-bit)
  - 8 exponent bits, 23 fraction bits
- **RVD**: double-precision (64-bit)
  - 11 exponent bits, 52 fraction bits
- **RVQ**: quad-precision (128-bit)
  - 15 exponent bits, 112 fraction bits

## Floating-Point Registers

- **32** Floating point registers
- **Width** is highest precision – for example, if RVQ is implemented, registers are 128 bits wide
- When multiple floating point extensions are implemented, the lower-precision values occupy the lower bits of the register

| Name          | Register Number | Usage                            |
|---------------|-----------------|----------------------------------|
| <b>ft0-7</b>  | f0-7            | Temporary variables              |
| <b>fs0-1</b>  | f8-9            | Saved variables                  |
| <b>fa0-1</b>  | f10-11          | Function arguments/Return values |
| <b>fa2-7</b>  | f12-17          | Function arguments               |
| <b>fs2-11</b> | f18-27          | Saved variables                  |
| <b>ft8-11</b> | f28-31          | Temporary variables              |

## Floating-Point Instructions

- Append `.s` (single), `.d` (double), `.q` (quad) for precision. I.e., `fadd.s`, `fadd.d`, and `fadd.q`
- **Arithmetic operations:**
  - simple
    - `fadd`, `fsub`, `fdiv`, `fsqrt`, `fmin`, `fmax`,
  - multiply-add
    - `fmadd`, `fmsub`, `fnmadd`, `fnmsub`
- **Other instructions:**
  - `move` (`fmv.x.w`, `fmv.w.x`)
  - `convert` (`fcvt.w.s`, `fcvt.s.w`, etc.)
  - `comparison` (`feq`, `flt`, `fle`)
  - `classify` (`fclass`)
  - `sign injection` (`fsgnj`, `fsgnjn`, `fsgnjx`)

See Appendix B for additional RISC-V floating-point instructions.

## Floating-Point Multiply-Add

- `fmadd` is the most critical instruction for signal processing programs.
- Requires four registers.

```
fmadd.f f1, f2, f3, f4    # f1 = f2 x f3 + f4
```

# Floating-Point Example

## C Code

```
int i;
float scores[200];

for (i=0; i<200; i=i+1)

    scores[i]=scores[i]+10;
```


## RISC-V assembly code

```
# s0 = scores base address, s1 = i
addi s1, zero, 0      # i = 0
addi t2, zero, 200    # t2 = 200
addi t0, zero, 10     # ft0 = 10.0
fcvt.s.w ft0, t0
for:
    bge    s1, t2, done    # i>=200? done
    slli   t0, s1, 2       # t0 = i*4
    add    t0, t0, s0      # scores[i] address
    flw   ft1, 0(t0)      # ft1=scores[i]
    fadd.s ft1, ft1, ft0   # ft1=scores[i]+10
    fsw   ft1, 0(t0)      # scores[i] = t1
    addi  s1, s1, 1       # i = i+1
    j     for             # repeat
done:
```

## Floating-Point Instruction Formats

- Use R-, I-, and S-type formats
- Introduce another format for multiply-add instructions that have 4 register operands: R4-type

### R4-Type



# Exceptions

---







## About these Notes

Digital Design and Computer Architecture Lecture Notes

© 2021 Sarah Harris and David Harris

These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.